From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E3DF418D649 for ; Sat, 19 Oct 2024 09:31:23 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729330287; cv=none; b=cli1ujPqYxnqPbrhRerwJ6MBPMNtwpf5QWI770KCwiguXtVDXbxDuRHlVZzuDpcJgKb4jYyuzYf/y5n1UDNzd6rnE93HSreFqklakaMRhd/LS0aNLKpO4QlXXfcBfzW0cezOaqZW3GtNgZTzo4y4kzVLyfaHQoXeLnW+lPcOhJo= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729330287; c=relaxed/simple; bh=u+wwrYt5s1dfXf3ZnK7WYUw4Knmje9u5RDa4GWmJtQg=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=ikjgf3uo2mP0/piSKHHOBhrORUUWiSbgEbmHgZa/Gwe09+xoFZqi++hJ2z0gdpOn8iubD8unI8CGQiwuMddxXYqPMmbWJZhYpVv75Rlf8/LNXH4EE/nEimu8jnTxc9DgU4meQtTneKx/FTL0qi0wubWS0gMZEQ8S6Kjdzap8wWw= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.qualcomm.com; spf=fail smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=YR+IhuBL; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="YR+IhuBL" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 49J6nrT9021675 for ; Sat, 19 Oct 2024 09:31:22 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= kDvjpebEFAnYTPJ20HUX76lqbg+PdA/w8e9SGJWV6Mc=; b=YR+IhuBLWIikNhza 4NAMQ6towQGowcf5fSBj0dXzQIS1z8WfS4fMyfDMNja46+FV54y0MpvxEBAqcRCQ V8kgMDYobw0/xjtEBe8pGD5yuXRUfYlTOXhJCjSqRX6QR6TqJewIU44H+jprI721 S9CcD1bL1A8bG9YI+7Z1Otmhi/ZQjYrJw57RQqz80dq8vMT79b09MaY0OrJV8VbI 0oylYWBQ1168RUDqvvhAtmXBt2rpFPHjCimXgqrLMECt1zbEFWLVFPTLriSNV9lA q9mwdejOdfmC4UulUzqTU7H63p/brRB383QTHxvolC8CkqfY8CRdRtPntYjPb1F7 Sv0a+Q== Received: from mail-qv1-f69.google.com (mail-qv1-f69.google.com [209.85.219.69]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 42c6s58asb-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Sat, 19 Oct 2024 09:31:22 +0000 (GMT) Received: by mail-qv1-f69.google.com with SMTP id 6a1803df08f44-6cbe6e6bcf2so6355396d6.2 for ; Sat, 19 Oct 2024 02:31:22 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1729330282; x=1729935082; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=kDvjpebEFAnYTPJ20HUX76lqbg+PdA/w8e9SGJWV6Mc=; b=ljXemWxf1thwZxvAEEw1deDyD6F1BQD4qt0hscM4UBe50eZ3481cI42g1VTvomy2du uJ+O2xqOOOCAeNAlXWOscWD1WJzSeYDwDXROGH55+5/6tqK4z3PRhzMQ4RvUNHODRDaA Ols4qft9cNtSc/eFYr36OMwQ2/yw8NHQC9LG6sDo4PoFUK02+X2+FXnmoD0BAxptbo2V mc/TygGeu4FAI1g6wPwaZFDfAT8l5noXFoj5oRMpaYDkjoNPBsV455f5e89g0M4HBVVZ 2SHTwdaheCr6ci60RZ7JuJppGfBYFXrHSEFTzR4NP8ARqFPMaJ/1skGa2uh7PqXLPXiX oy9g== X-Forwarded-Encrypted: i=1; AJvYcCUwtg49WE+KzjF2h19BIyss0cBG6GIEs3bVrF+7ZLXU7jnBWvXXiL/1tm+q6i/Ertc3ZbhjBl4a4QjX9XqA@vger.kernel.org X-Gm-Message-State: AOJu0Yy4gfqMM4VnCh4o10CHdOKQNuOMMn3CuWrt0l+V7+DTL19a+kL8 LkrFxh9u+J7TVBUzOENyerrB+zAvtdfP+PagB3hbEUuSc0ZNGDi5x7lBv29mYWMQHB5pHAITZYr 69DjQUgqX4ns+vntPQoYmxWgjxg+2E/awhrlfdNcsVw+yXU6ZjcRkIa5IKR+Ua4vO X-Received: by 2002:ad4:5f86:0:b0:6cb:e981:d7dc with SMTP id 6a1803df08f44-6cde1665644mr28861096d6.12.1729330281958; Sat, 19 Oct 2024 02:31:21 -0700 (PDT) X-Google-Smtp-Source: AGHT+IFfKVoex1k3CzucOMf09kYM83A40/O1ZkQf6LQsRjlLle5JJwEsmOyPkmezoMSfcyXFq2dk5g== X-Received: by 2002:ad4:5f86:0:b0:6cb:e981:d7dc with SMTP id 6a1803df08f44-6cde1665644mr28860976d6.12.1729330281569; Sat, 19 Oct 2024 02:31:21 -0700 (PDT) Received: from [192.168.212.120] (078088045245.garwolin.vectranet.pl. [78.88.45.245]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-5ca0b0f977csm1643733a12.83.2024.10.19.02.31.19 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Sat, 19 Oct 2024 02:31:21 -0700 (PDT) Message-ID: Date: Sat, 19 Oct 2024 11:31:18 +0200 Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v2 2/3] arm64: dts: qcom: x1e80100: Describe TLMM pins for SDC2 To: Abel Vesa , Ulf Hansson , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio Cc: Johan Hovold , Dmitry Baryshkov , linux-mmc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org References: <20241014-x1e80100-qcp-sdhc-v2-0-868e70a825e0@linaro.org> <20241014-x1e80100-qcp-sdhc-v2-2-868e70a825e0@linaro.org> Content-Language: en-US From: Konrad Dybcio In-Reply-To: <20241014-x1e80100-qcp-sdhc-v2-2-868e70a825e0@linaro.org> Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 7bit X-Proofpoint-ORIG-GUID: fIvk0-eI5b0706oq3ixa6Zskhj85GOjH X-Proofpoint-GUID: fIvk0-eI5b0706oq3ixa6Zskhj85GOjH X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 suspectscore=0 priorityscore=1501 spamscore=0 mlxlogscore=999 malwarescore=0 impostorscore=0 mlxscore=0 adultscore=0 bulkscore=0 clxscore=1015 phishscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2409260000 definitions=main-2410190068 On 14.10.2024 10:19 AM, Abel Vesa wrote: > Describe the SDC2 default and sleep state pins configuration > in TLMM. Do this in SoC dtsi file since they will be shared > across multiple boards. > > Signed-off-by: Abel Vesa > --- > arch/arm64/boot/dts/qcom/x1e80100.dtsi | 40 ++++++++++++++++++++++++++++++++++ > 1 file changed, 40 insertions(+) > > diff --git a/arch/arm64/boot/dts/qcom/x1e80100.dtsi b/arch/arm64/boot/dts/qcom/x1e80100.dtsi > index 2d0befd6ba0ea11fdf2305d23c0cd8743de303dc..dfdae4f9225740bb3d2de6b0054ed60a2397bba9 100644 > --- a/arch/arm64/boot/dts/qcom/x1e80100.dtsi > +++ b/arch/arm64/boot/dts/qcom/x1e80100.dtsi > @@ -5741,6 +5741,46 @@ rx-pins { > bias-disable; > }; > }; > + > + sdc2_sleep: sdc2-sleep-state { > + clk-pins { > + pins = "sdc2_clk"; > + bias-disable; > + drive-strength = <2>; Other nodes have bias after drive-strength Also unusual to have _sleep before _default The nodes look sane otherwise Konrad