From: Sai Prakash Ranjan <saiprakash.ranjan@codeaurora.org>
To: Mathieu Poirier <mathieu.poirier@linaro.org>,
Suzuki K Poulose <suzuki.poulose@arm.com>,
mike.leach@linaro.org,
Bjorn Andersson <bjorn.andersson@linaro.org>,
Rob Herring <robh+dt@kernel.org>, Andy Gross <agross@kernel.org>,
Stephen Boyd <swboyd@chromium.org>
Cc: linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org,
Sai Prakash Ranjan <saiprakash.ranjan@codeaurora.org>
Subject: [PATCHv2 0/3] Add coresight support for QCOM SC7180 SoC
Date: Thu, 9 Apr 2020 17:13:35 +0530 [thread overview]
Message-ID: <cover.1586263250.git.saiprakash.ranjan@codeaurora.org> (raw)
Patch 1 adds the ETM UCI IDs for Kryo 4XX CPU cores.
Patch 2 adds the DT nodes for coresight components on SC7180.
Patch 3 replaces ETM PIDs with UCI IDs for Kryo385 CPUs on SDM845.
v2:
* Placed the DT properties for ports in one line as suggested by Stephen.
* Add UCI IDs for SC7180 and SDM845(Kryo385 CPUs) as suggested by Suzuki.
Sai Prakash Ranjan (3):
coresight: etm4x: Add support for Qualcomm SC7180 SoC
arm64: dts: qcom: sc7180: Add Coresight support
coresight: etm4x: Replace ETM PIDs with UCI IDs for Kryo385
arch/arm64/boot/dts/qcom/sc7180.dtsi | 471 ++++++++++++++++++
drivers/hwtracing/coresight/coresight-etm4x.c | 6 +-
2 files changed, 475 insertions(+), 2 deletions(-)
--
QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member
of Code Aurora Forum, hosted by The Linux Foundation
next reply other threads:[~2020-04-09 11:44 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-04-09 11:43 Sai Prakash Ranjan [this message]
2020-04-09 11:43 ` [PATCHv2 1/3] coresight: etm4x: Add support for Qualcomm SC7180 SoC Sai Prakash Ranjan
2020-04-09 11:43 ` [PATCHv2 2/3] arm64: dts: qcom: sc7180: Add Coresight support Sai Prakash Ranjan
2020-04-13 17:40 ` Mathieu Poirier
2020-04-09 11:43 ` [PATCHv2 3/3] coresight: etm4x: Replace ETM PIDs with UCI IDs for Kryo385 Sai Prakash Ranjan
2020-04-13 17:56 ` [PATCHv2 0/3] Add coresight support for QCOM SC7180 SoC Mathieu Poirier
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=cover.1586263250.git.saiprakash.ranjan@codeaurora.org \
--to=saiprakash.ranjan@codeaurora.org \
--cc=agross@kernel.org \
--cc=bjorn.andersson@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mathieu.poirier@linaro.org \
--cc=mike.leach@linaro.org \
--cc=robh+dt@kernel.org \
--cc=suzuki.poulose@arm.com \
--cc=swboyd@chromium.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).