From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2D64C78F29 for ; Mon, 28 Apr 2025 21:14:23 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745874865; cv=none; b=kk+KFDffMj4IS+OWZnXA4T5v/sDw/8jTwuEmt1ILGa0DQpRc9frxcHUYnkqCSC+jAaVKKMGgFF4FgBaE/dhUtCh7fq931yI3GiNtJfydW9YZK4ywNkngRVabuUtS6oqJkDe57BO8eoPPlKOTrSBrEcgPl2ym43nHXJJ/jkWuANg= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745874865; c=relaxed/simple; bh=2sZ0l2epjf6MF3DPRfQE0LScLiTss8LpevA2DSjfUJI=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=NIVZOFkv0+Ei4LeuTZjTdLowH0KEJjF7HKcOqGi9enHLotATrvR5dcdwAXRUx0R70Av9ZXdYyUE5Z6KJsbFMa7Mi0VzqoIuRLI3G7vDCjbkQ/n3mPRYrAAu6U5ZMLNM1Kv8dsnGLF7C5GN5QvxP0j8KwjBrO2vLn2bhEqVMbxwE= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=NAr8lVeM; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="NAr8lVeM" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 53SAA26m015874 for ; Mon, 28 Apr 2025 21:14:23 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 41b+xfMaRsDIskp9rRi/qfONBM7yClOqcLLJmKg0FHk=; b=NAr8lVeMHAFKELYz lpKB2cjyUAw2GTSn6UW5nirmAu3KViAu0+ev4zeLSBxzoYE2chCThdN7Neq7Lngn PNFCZ3M6E4GLLhMkYl0vVcsX4foADclJXr7dRn2NiqLEU7HIFFdDHpu0cnt2KgNV rGnL8eACYBS0HIUWybrruA3XfQxW6r7tKmfAC/HHOrPn76ke5ueYgxNTIxZeX4yN KWssrHBS2ycjT1OfrfVyoTO1nM7v5W2nEKO/+jFOrCk5Uo7d9MFrlc5yqQj//sIX 535agH9TzPwxQ+o5/2X1v3VuoCSYHqPRGzQr/7p2Lrh2D6PpSd8toIWL6HzRRZzk Qh8Bew== Received: from mail-qt1-f197.google.com (mail-qt1-f197.google.com [209.85.160.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 468pg9aep8-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Mon, 28 Apr 2025 21:14:22 +0000 (GMT) Received: by mail-qt1-f197.google.com with SMTP id d75a77b69052e-4767b8e990fso4771851cf.0 for ; Mon, 28 Apr 2025 14:14:22 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1745874862; x=1746479662; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=41b+xfMaRsDIskp9rRi/qfONBM7yClOqcLLJmKg0FHk=; b=vIJZNyJksmyE+8zGFWNrgYxZNjQSPDupbvHyfY1Et+fHg9nikfVt461tbZqsPKaDqU F2tmnDS991/sNzrAdoaIB+N2hmumbphoVCyc/NkslI5oc5Rkzp2mUA+7OAUno05qOnT6 1dicBEQMyCsopyZCgaLV2u3PJ+P1Wia6YUTAKviJ3G1DxYKdokVcpY6xnRNbHCpR221e UwTb72dzQDHjUFjiAC5gZAQ2LMuYufy3+25c/FZ2CfmEc4QZtRyCqo07TZP7MJC8wZGo seUrnP0RLr011cpCVrHPQSMN/Dyja+wd4Iskn6AJ6nK2cpY9zSmgcmvyN8W+otFf4EzO dkbw== X-Forwarded-Encrypted: i=1; AJvYcCXfmrgrsOleMPyjeLQlqF5shpBuQSF2bCl/r/UAbA+xz181yAG9NdKCDJXPRYsJ6u6aCVVjX3YigjWcvf9Y@vger.kernel.org X-Gm-Message-State: AOJu0YzNhTkQ8kiBB5Z4KzHwv4/qlSZVF/dCnzAtAGdUUfqfHqy+MMJo +macaUirz0hDEwl0wO6aZgNHaSOVqiES354+XnzMHXBwdZjkzBIGerMMzOQG6J3i2HLbUcAIAZf hz8QXJ1nBLkYtkNHJiAdCrf5VcURZ4uqdaZH67U4YLTXfxTdKsNOFLY7UbM+zmsQDG1Rl2oMe X-Gm-Gg: ASbGncusJheHquDpFhZaHg5euUxz/bWPHnkGlwQEwhhfmwzDoL2/LdbaDUzzdFbB8Ym IculhBrjcCZ/Y8BUIg6ohjoXJP8M4mNbTPEI9z4sqzR0CLWonLA/QlJ5qfCrrYpvC9LV1TGQBA2 5phwRtm1y4e5IuSkh/86qZ5OZZcn3Vkh/nqob+yR1TpmCOYlTGxVeerwmHxNpXFCrhyoiNqUMv3 3Oo4vUec140Z+jRhMKeIyec6sFRSJPPqp68XZTK+IcKwLOm2W/rGchwSwcXV+EkKrvNUMrTx7Pi wqsIrS4BktlnoKNQ5ty1BS7C70u4QNDLBhz7FxAosf5NALhwSSeKtdi+BqWibxEmcg== X-Received: by 2002:a05:622a:118a:b0:474:f369:8dd4 with SMTP id d75a77b69052e-4801c98432fmr71421751cf.4.1745874861839; Mon, 28 Apr 2025 14:14:21 -0700 (PDT) X-Google-Smtp-Source: AGHT+IGjVrwoi/1hN99BLmpA5LGNolwBBr0IyLdtWYTa+BQm9ViRdogKeta990R2IFmjcH1MIGSZfw== X-Received: by 2002:a05:622a:118a:b0:474:f369:8dd4 with SMTP id d75a77b69052e-4801c98432fmr71421511cf.4.1745874861325; Mon, 28 Apr 2025 14:14:21 -0700 (PDT) Received: from [192.168.65.47] (078088045245.garwolin.vectranet.pl. [78.88.45.245]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-5f7016f5acdsm6378559a12.38.2025.04.28.14.14.19 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Mon, 28 Apr 2025 14:14:20 -0700 (PDT) Message-ID: Date: Mon, 28 Apr 2025 23:14:18 +0200 Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v2] arm64: dts: qcom: sm8650: add iris DT node To: Dmitry Baryshkov , neil.armstrong@linaro.org Cc: Konrad Dybcio , Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org References: <20250424-topic-sm8x50-upstream-iris-8650-dt-v2-1-dd9108bf587f@linaro.org> <3498cfda-a738-449d-9d9f-754bbc8125c2@oss.qualcomm.com> Content-Language: en-US From: Konrad Dybcio In-Reply-To: Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 7bit X-Authority-Analysis: v=2.4 cv=ZpvtK87G c=1 sm=1 tr=0 ts=680fefae cx=c_pps a=EVbN6Ke/fEF3bsl7X48z0g==:117 a=FpWmc02/iXfjRdCD7H54yg==:17 a=IkcTkHD0fZMA:10 a=XR8D0OoHHMoA:10 a=VwQbUJbxAAAA:8 a=KKAkSRfTAAAA:8 a=EUspDBNiAAAA:8 a=BJ3RCuW7w23lwjs21eMA:9 a=QEXdDO2ut3YA:10 a=a_PwQJl-kcHnX1M80qC6:22 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-ORIG-GUID: DTX5Ht6Cws-pthOaXXzTTHiT5I6suEz3 X-Proofpoint-GUID: DTX5Ht6Cws-pthOaXXzTTHiT5I6suEz3 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwNDI4MDE3MCBTYWx0ZWRfX7PuY88iiPZcH 7n7+36sS2xO9kPExOiNStkJw0i2c5ikghXaTDg9jnadmxKgRtcXZuYJsgX7nsyarioDIhxFmANM 3oYZtq+skVGztmuuFihQugtgcNMBFtVuJSxw2OAO6n9ySGxFMVAdfUV7WKJ10sKDv0mmoNorm1Q XcRfJCHsSb+4xNLEhIJ7ThCYa/Wz9Eq/dV/Y1T4TgPgw+Ifnm/PvYORYFmJ0tGxEcs8OIUFCEDg afVM9HvG5H7GjM2/5DQ9epAkdun1ZKOIKA7SGBdsUZjCmRBH2MX0GA7q6NcKFUFH0D/KxoVOZnM eSqz1Sw1sVBiGDJFdPCPjt3m/TKebC1v9/C/hP8xI+kklzuGSu0SMR9fLz7Lyvi58fLg8VmB30H sGn/7LMZkZx7PUbazOQXCN0t12FHv7cg/xQ9v0NBhvb8hkZ0pplFMaz3FeYJxYWLaGmNaipN X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.0.736,FMLib:17.12.80.40 definitions=2025-04-28_08,2025-04-24_02,2025-02-21_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 impostorscore=0 mlxscore=0 bulkscore=0 mlxlogscore=999 malwarescore=0 adultscore=0 clxscore=1015 priorityscore=1501 lowpriorityscore=0 suspectscore=0 phishscore=0 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2504070000 definitions=main-2504280170 On 4/28/25 12:48 PM, Dmitry Baryshkov wrote: > On Mon, 28 Apr 2025 at 11:18, Neil Armstrong wrote: >> >> Hi, >> >> On 25/04/2025 23:49, Konrad Dybcio wrote: >>> On 4/24/25 6:32 PM, Neil Armstrong wrote: >>>> Add DT entries for the sm8650 iris decoder. >>>> >>>> Since the firmware is required to be signed, only enable >>>> on Qualcomm development boards where the firmware is >>>> available. >>>> >>>> Reviewed-by: Dmitry Baryshkov >>>> Signed-off-by: Neil Armstrong >>>> --- >>>> Changes in v2: >>>> - removed useless firmware-name >>>> - Link to v1: https://lore.kernel.org/r/20250418-topic-sm8x50-upstream-iris-8650-dt-v1-1-80a6ae50bf10@linaro.org >>>> --- >>> >>> [...] >>> >>>> + iris: video-codec@aa00000 { >>>> + compatible = "qcom,sm8650-iris"; >>>> + reg = <0 0x0aa00000 0 0xf0000>; >>>> + >>>> + interrupts = ; >>>> + >>>> + power-domains = <&videocc VIDEO_CC_MVS0C_GDSC>, >>>> + <&videocc VIDEO_CC_MVS0_GDSC>, >>>> + <&rpmhpd RPMHPD_MXC>, >>>> + <&rpmhpd RPMHPD_MMCX>; >>>> + power-domain-names = "venus", >>>> + "vcodec0", >>>> + "mxc", >>>> + "mmcx"; >>>> + >>>> + operating-points-v2 = <&iris_opp_table>; >>>> + >>>> + clocks = <&gcc GCC_VIDEO_AXI0_CLK>, >>>> + <&videocc VIDEO_CC_MVS0C_CLK>, >>>> + <&videocc VIDEO_CC_MVS0_CLK>; >>>> + clock-names = "iface", >>>> + "core", >>>> + "vcodec0_core"; >>>> + >>>> + interconnects = <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY >>>> + &config_noc SLAVE_VENUS_CFG QCOM_ICC_TAG_ACTIVE_ONLY>, >>>> + <&mmss_noc MASTER_VIDEO QCOM_ICC_TAG_ALWAYS >>>> + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; >>>> + interconnect-names = "cpu-cfg", >>>> + "video-mem"; >>>> + >>>> + /* FW load region */ >>> >>> I don't think this comment brings value >> >> Right >> >>> >>>> + memory-region = <&video_mem>; >>>> + >>>> + resets = <&gcc GCC_VIDEO_AXI0_CLK_ARES>, >>>> + <&videocc VIDEO_CC_XO_CLK_ARES>, >>>> + <&videocc VIDEO_CC_MVS0C_CLK_ARES>; >>>> + reset-names = "bus", >>>> + "xo", >>>> + "core"; >>>> + >>>> + iommus = <&apps_smmu 0x1940 0>, >>>> + <&apps_smmu 0x1947 0>; >>> >>> I think you may also need 0x1942 0x0 (please also make the second value / SMR >>> mask hex)> + >> >> I don't see 0x1942 in the downstream DT, and which mask should I set ? 0x1 ? I saw it in docs only, maybe Vikash or Dikshita can chime in whether it's necessary. It would have mask 0x0 if so. >> >>>> + dma-coherent; >>>> + >>>> + /* >>>> + * IRIS firmware is signed by vendors, only >>>> + * enable in boards where the proper signed firmware >>>> + * is available. >>>> + */ >>> >>> Here's to another angry media article :( >>> >>> Please keep Iris enabled.. Vikash reassured me this is not an >>> issue until the user attempts to use the decoder [1], and reading >>> the code myself I come to the same conclusion (though I haven't given >>> it a smoke test - please do that yourself, as you seem to have a better >>> set up with these platforms). >>> >>> If the userland is sane, it should throw an error and defer to CPU >>> decoding. >>> >>> This is >>unlike venus<< which if lacking firmware at probe (i.e. boot) >>> would prevent .sync_state >> >> Well sync with Bjorn who asked me to only enable on board with available firmware ;-) > > I'd second him here: if there is no firmware, don't enable the device. > It's better than the users having cryptic messages in the dmesg, > trying to understand why the driver errors out. I don't agree.. the firmware may appear later at boot (e.g. user installs a small rootfs and manually pulls in linux-firmware). Plus without the firmware, we can still power on and off the IP block, particularly achieve sync_state regardless of it Konrad