From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr1-f51.google.com (mail-wr1-f51.google.com [209.85.221.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 251E826FDB0 for ; Fri, 18 Apr 2025 10:27:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.51 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744972078; cv=none; b=JDVb4b/PFvRyKhrCFFyOeDcOdnel6TWQ44pmHXIvdj46l8jBpZID4JBuLNXe1JodrsjAhn+tQDiiFpbcNzg6SC7Mg7CgtMHCuJfqB7ihBlTrSp3liFRqfySBZf/ecNWfx1+hhJwqpxfqZyqSLRt/lfyEOLZl0+dOMzG3ReJzfF4= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744972078; c=relaxed/simple; bh=+vnWalud2xUiup/XdBBrUW6ERK+wl4wDLxIJ6KQUR9w=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=j4pw91nUb2Jc6PS1mo1h7rLzz6pincEXHk8qYqDL3WgJvRxlrGK00F8u7crWVTFsQPd1AHAwbs/kbJy3rVRTu2r3uG4pvXb/KKmg9dCxDkvhgg+CFmbPY5jEDytRnLBjtDVYZhRDsmrA81oJoAvzhQdEBQssrVTu+qNVAl2D4UU= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=z8oahwX7; arc=none smtp.client-ip=209.85.221.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="z8oahwX7" Received: by mail-wr1-f51.google.com with SMTP id ffacd0b85a97d-39ee682e0ddso999053f8f.1 for ; Fri, 18 Apr 2025 03:27:55 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1744972074; x=1745576874; darn=vger.kernel.org; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :from:to:cc:subject:date:message-id:reply-to; bh=57k7pCek81nUSsl2ehblZZG77S+NE+N9+pi5LGTuadY=; b=z8oahwX73y5LB7byXgw2pYYqBm0yixi1pFXzBV0QG9Pj49/fCFjUPju7qVIITT0YRi 9UghvWbmXKe5dWZOiVjwokUJoQhmNXk/XAp33GVfTE7ALu9uNUiwKi6PiyTqYG1MwXeJ BIhM3n1DZY0pcKj3ZddEach3XZeN3+9CNC76QiwcU6vT/byLZwh9LHWCYA2j0Pd3pKXF JGv4bmZhiw/XeGD9bN8gwlm5xXZaEIG07RqssJCW18Xspx5GkdFPvrj0CBzmceXFp9Mx gyt1P7AVFMWkYNSJqoPnMOfxQmHKRcSS4Gj3GTu4l0DgFVVf43n0UTWUGsOytcnRyrUL EfbA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1744972074; x=1745576874; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=57k7pCek81nUSsl2ehblZZG77S+NE+N9+pi5LGTuadY=; b=n723QEwqT4IaHB7EABbbJZcHLPLm+Lo9/p7gSuAlhsqTjZ8gbMx08B6k21Af13A3Bv I0f5Z9VlJKST07j5HO5usw01COW/WsNPAD7NXOBx76qDdGiMx+P1IEv7BugERVP31pj4 3d5H4WgK8fnINoUHTKkg3q8/topLvswjWYr2KzFAzM3GLsOm0MfLmMRrpVxTlzhT27ec qpR8hr8T/yZrUG46rxULXlceeaIOO4QSyU6oFNCU7wAN9Im0IUKROQZo9kQIG3b6n7ul 2ioqNh5/D1X0Djd3VHNNv8REhk8injoQosnpXEnIIVQo/YzBwjJdoanEpo1gzqJtfKkw Gx6Q== X-Forwarded-Encrypted: i=1; AJvYcCX5KpwVImNwYQNPPZ54vEGYBe+n7z7GQt4abmPUBiCi235DMorMsjMTcKFf4MmwdfyBX8AgbaxjfG8Pn1me@vger.kernel.org X-Gm-Message-State: AOJu0Yyodu7zy7t+K77s4FtGAuBHQ+xTStGJcSTUupL5wxAtIQ/6qVx3 Jn3CHlw6lJn97XsOEs5cNXzX0JiBXlK0wLMXBpMcba+rrHbMul86ZxGKEocUVsGN5jntM7HlLWN PIIPvYg== X-Gm-Gg: ASbGncvx2r4fKhdiHflKVO5moHXBrm8W2QHFbJ1fDRklig/7A0oMWPr6eDF425jp5pN h5L4/hann+r5/iifV6EF1+guN27v0gwlIPvWA5YBc0Ek+QrkGhOgQwPVEl4luu6rRmYWw2vEdo5 NkjC52dvV3XF+rzUeXROCIqP8s3OB2pmNEgCHB4vDBB3hVsnFsEUOA3gYWPBnuJVGmQxJRjEO2w SkBM5quiFMfAfMAPDz2TrSj/74M7scOFOeSJoIQpF0DcG6IhpGSYQtE0GyQBOfS2YdC0uKShFD6 jLUCBl9/uBFFpULpCCmigo4Sc+QlAA0X0HXfS2EXq9krnpBvJf3snkj+7fbh8GgVhLTw3PcjpKl ICUyjPQ== X-Google-Smtp-Source: AGHT+IFP8JgAPDCYIyJachPlekRb63SaHAvqzfZ89N17Lamqh8kJlt2t2X30gdARFYG6zJeqr7bpbQ== X-Received: by 2002:a05:6000:2203:b0:391:40bd:6222 with SMTP id ffacd0b85a97d-39efba470e8mr1559521f8f.22.1744972074393; Fri, 18 Apr 2025 03:27:54 -0700 (PDT) Received: from [192.168.0.34] (188-141-3-146.dynamic.upc.ie. [188.141.3.146]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4406d5d6cd2sm16577935e9.33.2025.04.18.03.27.52 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Fri, 18 Apr 2025 03:27:53 -0700 (PDT) Message-ID: Date: Fri, 18 Apr 2025 11:27:51 +0100 Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v2 2/4] arm64: dts: qcom: qcs8300: add support for video node To: Vikash Garodia , Dikshita Agarwal , Abhinav Kumar , Mauro Carvalho Chehab , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio Cc: linux-media@vger.kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org References: <20250418-qcs8300_iris-v2-0-1e01385b90e9@quicinc.com> <20250418-qcs8300_iris-v2-2-1e01385b90e9@quicinc.com> Content-Language: en-US From: Bryan O'Donoghue In-Reply-To: <20250418-qcs8300_iris-v2-2-1e01385b90e9@quicinc.com> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit On 18/04/2025 07:28, Vikash Garodia wrote: > Video node enables video on Qualcomm QCS8300 platform. Add the IRIS video-codec node on QCS8300. > Signed-off-by: Vikash Garodia > --- > arch/arm64/boot/dts/qcom/qcs8300.dtsi | 71 +++++++++++++++++++++++++++++++++++ > 1 file changed, 71 insertions(+) > > diff --git a/arch/arm64/boot/dts/qcom/qcs8300.dtsi b/arch/arm64/boot/dts/qcom/qcs8300.dtsi > index 4a057f7c0d9fae0ebd1b3cf3468746b382bc886b..158779434f610b10ea82d2cdae08090a7a4402de 100644 > --- a/arch/arm64/boot/dts/qcom/qcs8300.dtsi > +++ b/arch/arm64/boot/dts/qcom/qcs8300.dtsi > @@ -2929,6 +2929,77 @@ usb_2_dwc3: usb@a400000 { > }; > }; > > + iris: video-codec@aa00000 { > + compatible = "qcom,qcs8300-iris"; > + > + reg = <0x0 0x0aa00000 0x0 0xf0000>; > + interrupts = ; > + > + power-domains = <&videocc VIDEO_CC_MVS0C_GDSC>, > + <&videocc VIDEO_CC_MVS0_GDSC>, > + <&rpmhpd RPMHPD_MX>, > + <&rpmhpd RPMHPD_MMCX>; > + power-domain-names = "venus", > + "vcodec0", > + "mxc", > + "mmcx"; > + > + operating-points-v2 = <&iris_opp_table>; > + > + clocks = <&gcc GCC_VIDEO_AXI0_CLK>, > + <&videocc VIDEO_CC_MVS0C_CLK>, > + <&videocc VIDEO_CC_MVS0_CLK>; > + clock-names = "iface", > + "core", > + "vcodec0_core"; > + > + interconnects = <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY > + &config_noc SLAVE_VENUS_CFG QCOM_ICC_TAG_ACTIVE_ONLY>, > + <&mmss_noc MASTER_VIDEO_P0 QCOM_ICC_TAG_ALWAYS > + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; > + interconnect-names = "cpu-cfg", > + "video-mem"; > + > + memory-region = <&video_mem>; > + > + resets = <&gcc GCC_VIDEO_AXI0_CLK_ARES>; > + reset-names = "bus"; > + > + iommus = <&apps_smmu 0x0880 0x0400>, > + <&apps_smmu 0x0887 0x0400>; > + dma-coherent; > + > + status = "disabled"; > + > + iris_opp_table: opp-table { > + compatible = "operating-points-v2"; > + > + opp-366000000 { > + opp-hz = /bits/ 64 <366000000>; > + required-opps = <&rpmhpd_opp_svs_l1>, > + <&rpmhpd_opp_svs_l1>; > + }; > + > + opp-444000000 { > + opp-hz = /bits/ 64 <444000000>; > + required-opps = <&rpmhpd_opp_nom>, > + <&rpmhpd_opp_nom>; > + }; > + > + opp-533333334 { > + opp-hz = /bits/ 64 <533333334>; > + required-opps = <&rpmhpd_opp_turbo>, > + <&rpmhpd_opp_turbo>; > + }; > + > + opp-560000000 { > + opp-hz = /bits/ 64 <560000000>; > + required-opps = <&rpmhpd_opp_turbo_l1>, > + <&rpmhpd_opp_turbo_l1>; > + }; > + }; > + }; > + > videocc: clock-controller@abf0000 { > compatible = "qcom,qcs8300-videocc"; > reg = <0x0 0x0abf0000 0x0 0x10000>; > Reviewed-by: Bryan O'Donoghue