From: Jeffrey Hugo <jhugo@codeaurora.org>
To: Loic Poulain <loic.poulain@linaro.org>,
Bhaumik Bhatt <bbhatt@codeaurora.org>
Cc: "Manivannan Sadhasivam" <manivannan.sadhasivam@linaro.org>,
linux-arm-msm <linux-arm-msm@vger.kernel.org>,
"Hemant Kumar" <hemantk@codeaurora.org>,
"open list" <linux-kernel@vger.kernel.org>,
"Carl Yin(殷张成)" <carl.yin@quectel.com>,
"Naveen Kumar" <naveen.kumar@quectel.com>
Subject: Re: [PATCH v4 1/3] bus: mhi: core: Introduce internal register poll helper function
Date: Thu, 11 Mar 2021 12:59:10 -0700 [thread overview]
Message-ID: <e04579bf-6641-0038-1aa8-b46f8ab4b984@codeaurora.org> (raw)
In-Reply-To: <CAMZdPi8CHCVT8G60zOEn0n43vPJW0xx+fufnBFzb7aPXSoMQOw@mail.gmail.com>
On 3/11/2021 1:00 AM, Loic Poulain wrote:
> Hi Bhaumik,
>
> On Thu, 11 Mar 2021 at 00:31, Bhaumik Bhatt <bbhatt@codeaurora.org> wrote:
>>
>> Introduce helper function to allow MHI core driver to poll for
>> a value in a register field. This helps reach a common path to
>> read and poll register values along with a retry time interval.
>>
>> Signed-off-by: Bhaumik Bhatt <bbhatt@codeaurora.org>
>> ---
>> drivers/bus/mhi/core/internal.h | 3 +++
>> drivers/bus/mhi/core/main.c | 23 +++++++++++++++++++++++
>> 2 files changed, 26 insertions(+)
>>
>> diff --git a/drivers/bus/mhi/core/internal.h b/drivers/bus/mhi/core/internal.h
>> index 6f80ec3..005286b 100644
>> --- a/drivers/bus/mhi/core/internal.h
>> +++ b/drivers/bus/mhi/core/internal.h
>> @@ -643,6 +643,9 @@ int __must_check mhi_read_reg(struct mhi_controller *mhi_cntrl,
>> int __must_check mhi_read_reg_field(struct mhi_controller *mhi_cntrl,
>> void __iomem *base, u32 offset, u32 mask,
>> u32 shift, u32 *out);
>> +int __must_check mhi_poll_reg_field(struct mhi_controller *mhi_cntrl,
>> + void __iomem *base, u32 offset, u32 mask,
>> + u32 shift, u32 val, u32 delayus);
>> void mhi_write_reg(struct mhi_controller *mhi_cntrl, void __iomem *base,
>> u32 offset, u32 val);
>> void mhi_write_reg_field(struct mhi_controller *mhi_cntrl, void __iomem *base,
>> diff --git a/drivers/bus/mhi/core/main.c b/drivers/bus/mhi/core/main.c
>> index 4e0131b..7c7f41a 100644
>> --- a/drivers/bus/mhi/core/main.c
>> +++ b/drivers/bus/mhi/core/main.c
>> @@ -4,6 +4,7 @@
>> *
>> */
>>
>> +#include <linux/delay.h>
>> #include <linux/device.h>
>> #include <linux/dma-direction.h>
>> #include <linux/dma-mapping.h>
>> @@ -37,6 +38,28 @@ int __must_check mhi_read_reg_field(struct mhi_controller *mhi_cntrl,
>> return 0;
>> }
>>
>> +int __must_check mhi_poll_reg_field(struct mhi_controller *mhi_cntrl,
>> + void __iomem *base, u32 offset,
>> + u32 mask, u32 shift, u32 val, u32 delayus)
>> +{
>> + int ret;
>> + u32 out, retry = (mhi_cntrl->timeout_ms * 1000) / delayus;
>> +
>> + while (retry--) {
>> + ret = mhi_read_reg_field(mhi_cntrl, base, offset, mask, shift,
>> + &out);
>> + if (ret)
>> + return ret;
>> +
>> + if (out == val)
>> + return 0;
>> +
>> + udelay(delayus);
>
> Have you read my previous comment?
> Do you really want to risk hogging the CPU for several seconds? we
> know that some devices take several seconds to start/boot.
> Why not using msleep variant here?
usleep_range() if there is a desire to stay in us units?
Given that the use of this function is for 25ms in one case, I wonder if
this warning is applicable:
https://elixir.bootlin.com/linux/latest/source/include/linux/delay.h#L28
Counter point, 1ms latency over PCIe is not unusual. I know we've
removed the PCIe dependencies from MHI, but PCIe is the real usecase at
this time. Seems like this function could behave a bit weird if the
parameter to udelay is something like "100", but the
mhi_read_reg_field() call takes significantly longer than that. Feels
like in some scenarios, we could actually exceed the timeout by a
non-trivial margin.
I guess I'm going back and forth in determining if us scale timing is a
benefit in any way.
--
Jeffrey Hugo
Qualcomm Technologies, Inc. is a member of the
Code Aurora Forum, a Linux Foundation Collaborative Project.
next prev parent reply other threads:[~2021-03-11 20:00 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-03-10 23:31 [PATCH v4 0/3] Polling for MHI ready Bhaumik Bhatt
2021-03-10 23:31 ` [PATCH v4 1/3] bus: mhi: core: Introduce internal register poll helper function Bhaumik Bhatt
2021-03-11 8:00 ` Loic Poulain
2021-03-11 19:59 ` Jeffrey Hugo [this message]
2021-03-17 21:26 ` Bhaumik Bhatt
2021-03-18 16:13 ` Jeffrey Hugo
2021-03-18 16:43 ` Loic Poulain
2021-03-18 18:30 ` Bhaumik Bhatt
2021-03-10 23:31 ` [PATCH v4 2/3] bus: mhi: core: Move to polling method to wait for MHI ready Bhaumik Bhatt
2021-03-10 23:31 ` [PATCH v4 3/3] bus: mhi: core: Use poll register read API for RDDM download Bhaumik Bhatt
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=e04579bf-6641-0038-1aa8-b46f8ab4b984@codeaurora.org \
--to=jhugo@codeaurora.org \
--cc=bbhatt@codeaurora.org \
--cc=carl.yin@quectel.com \
--cc=hemantk@codeaurora.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=loic.poulain@linaro.org \
--cc=manivannan.sadhasivam@linaro.org \
--cc=naveen.kumar@quectel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox