From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f48.google.com (mail-wm1-f48.google.com [209.85.128.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6A0923191D4 for ; Fri, 27 Feb 2026 22:04:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.48 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772229855; cv=none; b=SqpOpdpKerOkozLAY2RkS54u5gMKSsl+uqU5TV9zSdp6jLS7kCD+CHNF/LyXe9fc1Bi0boBQ9s+aPTl61vP+GadbWfATQ9xsY+nNiWIPXK5yJ+KZoV8keFp07MTartkvNaTlZ25wqxQeMiPePASaJ9gTrP90Xw8+7GXOLcyvzJo= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1772229855; c=relaxed/simple; bh=Fn1+xlv4sVuLJvtcP8Y+Ff3UxlWJcj0ZhhG0o/CH5bc=; h=Message-ID:Subject:From:To:Cc:Date:In-Reply-To:References: Content-Type:MIME-Version; b=t6Zi5jJUet+nFyR7BLt6XZ8YxapK03IdlbeLZWOXlpLYOy0pQr2SV+Nl7B3tF85zlyp4R13yMRqqFOLZZ2F4eHrlyAeX8FJgF5t/cXYWs6HoQrAfroQfEbwv2TpPuIHSMUn15Yh7Q4br0RiDfZYIKj/IcsUxZlRWrlpU2vvwig0= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=SJtbfJM2; arc=none smtp.client-ip=209.85.128.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="SJtbfJM2" Received: by mail-wm1-f48.google.com with SMTP id 5b1f17b1804b1-4807068eacbso20710245e9.2 for ; Fri, 27 Feb 2026 14:04:14 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1772229853; x=1772834653; darn=vger.kernel.org; h=mime-version:user-agent:content-transfer-encoding:references :in-reply-to:date:cc:to:from:subject:message-id:from:to:cc:subject :date:message-id:reply-to; bh=QgYXSQoGqTg+lHfGXm2ZX+HC3rb5TB8gWO5tCTpe9Y4=; b=SJtbfJM2JXGKsipMMUxan3w8Im3SmZpVwPgsJJylriMMCUEd3/BHz1yNwCZrqk3xlv n7IaeSMSPLsWG6Op2Jt21jWRpNMK/xvECAoSITDIT9Rqq5uy6IlhGDA2ZGvGN86zzu1X bwIXf9LsVxW6uaa4821104Nhmu6pAKspuRp9qHBxXnEbB9EM89lIozJAOMjXZuMPj9GW DqdHZXeEOVC2kypCHGax4ySRn9VkBKBljllKSxiMFpNnaLlRclOhhBszlEzX3HqYasVu AYYc7n7CQDGeh7KbWV2mOzYE0TJvEsJ1OYYS6WlZbrs8MF0HUEjX3uWUj9fgaw5SMZwD twww== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1772229853; x=1772834653; h=mime-version:user-agent:content-transfer-encoding:references :in-reply-to:date:cc:to:from:subject:message-id:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=QgYXSQoGqTg+lHfGXm2ZX+HC3rb5TB8gWO5tCTpe9Y4=; b=WndY5h6oodGuKDOF7w0niyvWia8UIERw3ogDikrE6156WmLFD4KhR+zvT4ltM/b+b2 MtqwyL+Ig1RY2vFMyOWM5c9RWF4ItO37EO+xyUcyF8HWo+3lOHKNe6cg3s7gxABy+Sgb gSMiA0PgSgIADtERzBNr3+BkviHCthUikSLNj8LtyoUSLklg+c8k2PoTFkCAaHcqiTqd srz+eKYla9Z6GoKPDryIeoty12aAKl0WJYtZkM6/Mq8gvwOhPcybUxbBemlsj/42PeWV m0KWxAOBRCEQ3BVwR4uLp/9W/MvfdgMSDOm/+bQye6vwLv937VnI7LzbOEMSPtkgL5zY NaWA== X-Gm-Message-State: AOJu0Yw7B0zwQf2+r4nizynUS+i2NX7sowlqsEtf1gx0yyN2GAKutPdc sppugjZ0Zchv0QhSzcrf3hiGr2+7Tzcygu+IopFqZfEb4Zana8Bl4s859wGiXKsrfpI= X-Gm-Gg: ATEYQzwZATKVb97WtHUuTcFxriY1H5gCzvcs9YtlYn/SIL9Vlgupp3uHs+CQOSRaRhS SZDiH6Lf/o63lctK6UR2AzXYB2xaF21lW23UInawzKdVC9+4F+gfY7xsEjE6OqY8gxFQexGzqPv xXY4H8yi+6rVCW40TCIyaceWor0ta5nOV6Jj+As3GBtOXzJpx1tTlgPIHFmNa6CFBcrXR0FLlYt GaSdtO+s3fuLQvJ8dufOtR1AlCenviw4G1u0V8dOybIlYfhFwUbM0KloPwAgISsdSHPwUvfLJyq tuS3BbXWvipk6WpvHvdvea6rFCjod07yb9W44sst3Gm5k1Ast54eSQn8PS7qMseQjcbScQImHQ4 csNUl8XNzbKmr9s+fR+3+AgIPH7y+yNbGG/Emrokm1wa6w3u7k6IaaGi20Jgs0ezYq4sQ+0Zwmr ONpMTUnDWySCMOrLrvA+89G9lqpX0vPttIXbYDO9B2LlR2jJgd+57WOmL17/jnq0x4VHGxdReN4 PSAJKKT9YH9OpWHyYK6T+e51pH/P+sVC8Q= X-Received: by 2002:a05:600c:4fc8:b0:480:4a90:1b00 with SMTP id 5b1f17b1804b1-483c9bead27mr63982935e9.20.1772229852834; Fri, 27 Feb 2026 14:04:12 -0800 (PST) Received: from [192.168.16.154] (host86-188-11-239.range86-188.btcentralplus.com. [86.188.11.239]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-483bd7031f3sm213289985e9.6.2026.02.27.14.04.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Feb 2026 14:04:12 -0800 (PST) Message-ID: Subject: Re: [PATCH v8 09/18] arm64: dts: qcom: x1e80100: Add CCI definitions From: Christopher Obbard To: Bryan O'Donoghue , Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Robert Foss , Todor Tomov , Mauro Carvalho Chehab , Konrad Dybcio , Vladimir Zapolskiy , Bryan O'Donoghue Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-media@vger.kernel.org, Krzysztof Kozlowski , Konrad Dybcio Date: Fri, 27 Feb 2026 22:04:11 +0000 In-Reply-To: <20260225-b4-linux-next-25-03-13-dtsi-x1e80100-camss-v8-9-95517393bcb2@linaro.org> References: <20260225-b4-linux-next-25-03-13-dtsi-x1e80100-camss-v8-0-95517393bcb2@linaro.org> <20260225-b4-linux-next-25-03-13-dtsi-x1e80100-camss-v8-9-95517393bcb2@linaro.org> Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable User-Agent: Evolution 3.56.2-8 Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Hi Bryan, On Wed, 2026-02-25 at 15:11 +0000, Bryan O'Donoghue wrote: > Add in two CCI buses. >=20 > One bus has two CCI bus master pinouts: > cci_i2c_sda0 =3D gpio101 > cci_i2c_scl0 =3D gpio102 >=20 > cci_i2c_sda1 =3D gpio103 > cci_i2c_scl1 =3D gpio104 >=20 > The second bus has two CCI bus master pinouts: > cci_i2c_sda2 =3D gpio105 > cci_i2c_scl2 =3D gpio106 >=20 > aon_cci_i2c_sda3 =3D gpio235 > aon_cci_i2c_scl3 =3D gpio236 >=20 > Reviewed-by: Konrad Dybcio > Reviewed-by: Vladimir Zapolskiy > Signed-off-by: Bryan O'Donoghue > --- Reviewed-by: Christopher Obbard Tested-by: Christopher Obbard > arch/arm64/boot/dts/qcom/hamoa.dtsi | 149 ++++++++++++++++++++++++++++++= ++++++ > 1 file changed, 149 insertions(+) >=20 > diff --git a/arch/arm64/boot/dts/qcom/hamoa.dtsi b/arch/arm64/boot/dts/qc= om/hamoa.dtsi > index f96411f481305..38f9da6ad9ca5 100644 > --- a/arch/arm64/boot/dts/qcom/hamoa.dtsi > +++ b/arch/arm64/boot/dts/qcom/hamoa.dtsi > @@ -5465,6 +5465,83 @@ videocc: clock-controller@aaf0000 { > #power-domain-cells =3D <1>; > }; > =20 > + cci0: cci@ac15000 { > + compatible =3D "qcom,x1e80100-cci", "qcom,msm8996-cci"; > + reg =3D <0 0x0ac15000 0 0x1000>; > + > + interrupts =3D ; > + > + clocks =3D <&camcc CAM_CC_CAMNOC_AXI_RT_CLK>, > + <&camcc CAM_CC_CPAS_AHB_CLK>, > + <&camcc CAM_CC_CCI_0_CLK>; > + clock-names =3D "camnoc_axi", > + "cpas_ahb", > + "cci"; > + > + power-domains =3D <&camcc CAM_CC_TITAN_TOP_GDSC>; > + > + pinctrl-0 =3D <&cci0_default>; > + pinctrl-1 =3D <&cci0_sleep>; > + pinctrl-names =3D "default", "sleep"; > + > + #address-cells =3D <1>; > + #size-cells =3D <0>; > + > + status =3D "disabled"; > + > + cci0_i2c0: i2c-bus@0 { > + reg =3D <0>; > + clock-frequency =3D <1000000>; > + #address-cells =3D <1>; > + #size-cells =3D <0>; > + }; > + > + cci0_i2c1: i2c-bus@1 { > + reg =3D <1>; > + clock-frequency =3D <1000000>; > + #address-cells =3D <1>; > + #size-cells =3D <0>; > + }; > + }; > + > + cci1: cci@ac16000 { > + compatible =3D "qcom,x1e80100-cci", "qcom,msm8996-cci"; > + reg =3D <0 0x0ac16000 0 0x1000>; > + > + interrupts =3D ; > + > + clocks =3D <&camcc CAM_CC_CAMNOC_AXI_RT_CLK>, > + <&camcc CAM_CC_CPAS_AHB_CLK>, > + <&camcc CAM_CC_CCI_1_CLK>; > + clock-names =3D "camnoc_axi", > + "cpas_ahb", > + "cci"; > + > + power-domains =3D <&camcc CAM_CC_TITAN_TOP_GDSC>; > + > + pinctrl-0 =3D <&cci1_default>; > + pinctrl-1 =3D <&cci1_sleep>; > + pinctrl-names =3D "default", "sleep"; > + > + #address-cells =3D <1>; > + #size-cells =3D <0>; > + > + status =3D "disabled"; > + > + cci1_i2c0: i2c-bus@0 { > + reg =3D <0>; > + clock-frequency =3D <1000000>; > + #address-cells =3D <1>; > + #size-cells =3D <0>; > + }; > + > + cci1_i2c1: i2c-bus@1 { > + reg =3D <1>; > + clock-frequency =3D <1000000>; > + #address-cells =3D <1>; > + #size-cells =3D <0>; > + }; > + }; > =20 > camcc: clock-controller@ade0000 { > compatible =3D "qcom,x1e80100-camcc"; > @@ -6116,6 +6193,78 @@ tlmm: pinctrl@f100000 { > gpio-ranges =3D <&tlmm 0 0 239>; > wakeup-parent =3D <&pdc>; > =20 > + cci0_default: cci0-default-state { > + cci0_i2c0_default: cci0-i2c0-default-pins { > + /* cci_i2c_sda0, cci_i2c_scl0 */ > + pins =3D "gpio101", "gpio102"; > + function =3D "cci_i2c"; > + drive-strength =3D <2>; > + bias-pull-up; > + }; > + > + cci0_i2c1_default: cci0-i2c1-default-pins { > + /* cci_i2c_sda1, cci_i2c_scl1 */ > + pins =3D "gpio103", "gpio104"; > + function =3D "cci_i2c"; > + drive-strength =3D <2>; > + bias-pull-up; > + }; > + }; > + > + cci0_sleep: cci0-sleep-state { > + cci0_i2c0_sleep: cci0-i2c0-sleep-pins { > + /* cci_i2c_sda0, cci_i2c_scl0 */ > + pins =3D "gpio101", "gpio102"; > + function =3D "cci_i2c"; > + drive-strength =3D <2>; > + bias-pull-down; > + }; > + > + cci0_i2c1_sleep: cci0-i2c1-sleep-pins { > + /* cci_i2c_sda1, cci_i2c_scl1 */ > + pins =3D "gpio103", "gpio104"; > + function =3D "cci_i2c"; > + drive-strength =3D <2>; > + bias-pull-down; > + }; > + }; > + > + cci1_default: cci1-default-state { > + cci1_i2c0_default: cci1-i2c0-default-pins { > + /* cci_i2c_sda2, cci_i2c_scl2 */ > + pins =3D "gpio105", "gpio106"; > + function =3D "cci_i2c"; > + drive-strength =3D <2>; > + bias-pull-up; > + }; > + > + cci1_i2c1_default: cci1-i2c1-default-pins { > + /* aon_cci_i2c_sda3, aon_cci_i2c_scl3 */ > + pins =3D "gpio235", "gpio236"; > + function =3D "aon_cci"; > + drive-strength =3D <2>; > + bias-pull-up; > + }; > + }; > + > + cci1_sleep: cci1-sleep-state { > + cci1_i2c0_sleep: cci1-i2c0-sleep-pins { > + /* cci_i2c_sda2, cci_i2c_scl2 */ > + pins =3D "gpio105", "gpio106"; > + function =3D "cci_i2c"; > + drive-strength =3D <2>; > + bias-pull-down; > + }; > + > + cci1_i2c1_sleep: cci1-i2c1-sleep-pins { > + /* aon_cci_i2c_sda3, aon_cci_i2c_scl3 */ > + pins =3D "gpio235", "gpio236"; > + function =3D "aon_cci"; > + drive-strength =3D <2>; > + bias-pull-down; > + }; > + }; > + > edp0_hpd_default: edp0-hpd-default-state { > pins =3D "gpio119"; > function =3D "edp0_hot";