linux-aspeed.lists.ozlabs.org archive mirror
 help / color / mirror / Atom feed
* Linux-aspeed Digest, Vol 12, Issue 9
       [not found] <mailman.7.1526695202.29810.linux-aspeed@lists.ozlabs.org>
@ 2018-05-21 16:18 ` Jae Hyun Yoo
  0 siblings, 0 replies; only message in thread
From: Jae Hyun Yoo @ 2018-05-21 16:18 UTC (permalink / raw)
  To: linux-aspeed

Hi Lei,

On 5/18/2018 7:00 PM, linux-aspeed-request at lists.ozlabs.org wrote:
> Date: Fri, 18 May 2018 16:57:02 +0800
> From: Lei YU <mine260309@gmail.com>
> To: Michael Turquette <mturquette@baylibre.com>, Stephen Boyd
> 	<sboyd@kernel.org>, Joel Stanley <joel@jms.id.au>, Andrew Jeffery
> 	<andrew@aj.id.au>, Rob Herring <robh+dt@kernel.org>, Mark Rutland
> 	<mark.rutland@arm.com>, Lei YU <mine260309@gmail.com>,
> 	linux-clk at vger.kernel.org, linux-arm-kernel at lists.infradead.org,
> 	linux-aspeed at lists.ozlabs.org, linux-kernel at vger.kernel.org,
> 	devicetree at vger.kernel.org
> Subject: [PATCH] clk: aspeed: Add 24MHz fixed clock
> Message-ID: <1526633822-17138-1-git-send-email-mine260309@gmail.com>
> 
> Add a 24MHz fixed clock.
> This clock will be used for certain devices, e.g. pwm.
> 
> Signed-off-by: Lei YU <mine260309@gmail.com>
> ---
>   drivers/clk/clk-aspeed.c                 | 9 ++++++++-
>   include/dt-bindings/clock/aspeed-clock.h | 1 +
>   2 files changed, 9 insertions(+), 1 deletion(-)
> 
> diff --git a/drivers/clk/clk-aspeed.c b/drivers/clk/clk-aspeed.c
> index 5eb50c3..4664088 100644
> --- a/drivers/clk/clk-aspeed.c
> +++ b/drivers/clk/clk-aspeed.c
> @@ -14,7 +14,7 @@
>   
>   #include <dt-bindings/clock/aspeed-clock.h>
>   
> -#define ASPEED_NUM_CLKS		35
> +#define ASPEED_NUM_CLKS		36
>   
>   #define ASPEED_RESET_CTRL	0x04
>   #define ASPEED_CLK_SELECTION	0x08
> @@ -474,6 +474,13 @@ static int aspeed_clk_probe(struct platform_device *pdev)
>   		return PTR_ERR(hw);
>   	aspeed_clk_data->hws[ASPEED_CLK_BCLK] = hw;
>   
> +	/* Fixed 24MHz clock */
> +	hw = clk_hw_register_fixed_rate(NULL, "fixed-24m", "clkin",
> +					0, 24000000);
> +	if (IS_ERR(hw))
> +		return PTR_ERR(hw);
> +	aspeed_clk_data->hws[ASPEED_CLK_24M] = hw;
> +

According to the datasheet, CLKIN could be a 25MHz too. How can this
change handle the case?

>   	/*
>   	 * TODO: There are a number of clocks that not included in this driver
>   	 * as more information is required:
> diff --git a/include/dt-bindings/clock/aspeed-clock.h b/include/dt-bindings/clock/aspeed-clock.h
> index d3558d8..ff29d8e 100644
> --- a/include/dt-bindings/clock/aspeed-clock.h
> +++ b/include/dt-bindings/clock/aspeed-clock.h
> @@ -38,6 +38,7 @@
>   #define ASPEED_CLK_MAC			32
>   #define ASPEED_CLK_BCLK			33
>   #define ASPEED_CLK_MPLL			34
> +#define ASPEED_CLK_24M			35
>   
>   #define ASPEED_RESET_XDMA		0
>   #define ASPEED_RESET_MCTP		1
> 

^ permalink raw reply	[flat|nested] only message in thread

only message in thread, other threads:[~2018-05-21 16:18 UTC | newest]

Thread overview: (only message) (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
     [not found] <mailman.7.1526695202.29810.linux-aspeed@lists.ozlabs.org>
2018-05-21 16:18 ` Linux-aspeed Digest, Vol 12, Issue 9 Jae Hyun Yoo

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).