From: Daniel Lezcano <daniel.lezcano@linaro.org>
To: Claudiu <claudiu.beznea@tuxon.dev>,
rafael@kernel.org, rui.zhang@intel.com, lukasz.luba@arm.com,
robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org,
geert+renesas@glider.be, magnus.damm@gmail.com,
mturquette@baylibre.com, sboyd@kernel.org,
p.zabel@pengutronix.de, ulf.hansson@linaro.org
Cc: linux-pm@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org,
linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org,
Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com>,
Biju Das <biju.das.jz@bp.renesas.com>
Subject: Re: [PATCH 5/6] arm64: dts: renesas: r9a08g045: Add TSU node
Date: Thu, 30 Jan 2025 18:53:57 +0100 [thread overview]
Message-ID: <034707dd-e6b1-4a39-860b-b972fa438645@linaro.org> (raw)
In-Reply-To: <20250103163805.1775705-6-claudiu.beznea.uj@bp.renesas.com>
On 03/01/2025 17:38, Claudiu wrote:
> From: Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com>
>
> Add TSU node along with thermal zones and keep it enabled in the SoC DTSI.
> The temperature reported by the TSU can only be read through channel 8 of
> the ADC. Therefore, enable the ADC by default.
>
> Signed-off-by: Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com>
> ---
> arch/arm64/boot/dts/renesas/r9a08g045.dtsi | 43 ++++++++++++++++++-
> .../boot/dts/renesas/rzg3s-smarc-som.dtsi | 4 --
> 2 files changed, 42 insertions(+), 5 deletions(-)
>
> diff --git a/arch/arm64/boot/dts/renesas/r9a08g045.dtsi b/arch/arm64/boot/dts/renesas/r9a08g045.dtsi
> index a9b98db9ef95..fd74138198a8 100644
> --- a/arch/arm64/boot/dts/renesas/r9a08g045.dtsi
> +++ b/arch/arm64/boot/dts/renesas/r9a08g045.dtsi
> @@ -205,7 +205,6 @@ adc: adc@10058000 {
> #address-cells = <1>;
> #size-cells = <0>;
> #io-channel-cells = <1>;
> - status = "disabled";
>
> channel@0 {
> reg = <0>;
> @@ -244,6 +243,17 @@ channel@8 {
> };
> };
>
> + tsu: thermal@10059000 {
> + compatible = "renesas,r9a08g045-tsu";
> + reg = <0 0x10059000 0 0x1000>;
> + clocks = <&cpg CPG_MOD R9A08G045_TSU_PCLK>;
> + resets = <&cpg R9A08G045_TSU_PRESETN>;
> + power-domains = <&cpg>;
> + #thermal-sensor-cells = <0>;
> + io-channels = <&adc 8>;
> + io-channel-names = "tsu";
> + };
> +
> vbattb: clock-controller@1005c000 {
> compatible = "renesas,r9a08g045-vbattb";
> reg = <0 0x1005c000 0 0x1000>;
> @@ -690,6 +700,37 @@ timer {
> "hyp-virt";
> };
>
> + thermal-zones {
> + cpu_thermal: cpu-thermal {
> + polling-delay-passive = <250>;
> + polling-delay = <1000>;
> + thermal-sensors = <&tsu>;
> + sustainable-power = <423>;
> +
> + cooling-maps {
> + map0 {
> + trip = <&target>;
> + cooling-device = <&cpu0 0 2>;
> + contribution = <1024>;
> + };
> + };
> +
> + trips {
> + sensor_crit: sensor-crit {
> + temperature = <125000>;
> + hysteresis = <1000>;
> + type = "critical";
> + };
> +
> + target: trip-point {
> + temperature = <100000>;
> + hysteresis = <1000>;
> + type = "passive";
> + };
1. As you specified the sustainable power, the power allocator would be
used. However, it needs an intermediate passive trip point before
reaching the mitigation because the governor has to collect data ahead
of the passive mitigation trip point in order to feed the PID loop. This
trip point is not bound to any cooling device
2. The mitigation temperature is set to 100°C. The MTBF decay factor of
the semi-conductor will be increased by more the 100x times during the
thermal episodes stress thus reducing its lifespan considerably if it
hits this temperature often (but I doubt with a single Cortex-A55).
3. It would make sense to add a 'hot' trip point so the user space can
take an action to reduce the thermal pressure before reaching the
critical temperature
4. IIUC, the CPU does not do voltage scaling but only frequency scaling,
right ? If it is the case, then it is even more true that the mitigation
trip point should be reduced because the frequency scaling only may not
suffice to provide a cooling effect
> + };
> + };
> + };
> +
> vbattb_xtal: vbattb-xtal {
> compatible = "fixed-clock";
> #clock-cells = <0>;
> diff --git a/arch/arm64/boot/dts/renesas/rzg3s-smarc-som.dtsi b/arch/arm64/boot/dts/renesas/rzg3s-smarc-som.dtsi
> index ef12c1c462a7..041d256d7b79 100644
> --- a/arch/arm64/boot/dts/renesas/rzg3s-smarc-som.dtsi
> +++ b/arch/arm64/boot/dts/renesas/rzg3s-smarc-som.dtsi
> @@ -102,10 +102,6 @@ x3_clk: x3-clock {
> };
> };
>
> -&adc {
> - status = "okay";
> -};
> -
> #if SW_CONFIG3 == SW_ON
> ð0 {
> pinctrl-0 = <ð0_pins>;
--
<http://www.linaro.org/> Linaro.org │ Open source software for ARM SoCs
Follow Linaro: <http://www.facebook.com/pages/Linaro> Facebook |
<http://twitter.com/#!/linaroorg> Twitter |
<http://www.linaro.org/linaro-blog/> Blog
next prev parent reply other threads:[~2025-01-30 17:54 UTC|newest]
Thread overview: 39+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-01-03 16:37 [PATCH 0/6] thermal: renesas: Add support for RZ/G3S Claudiu
2025-01-03 16:38 ` [PATCH 1/6] clk: renesas: r9a08g045: Add clocks, resets and power domain support for the TSU IP Claudiu
2025-01-10 14:16 ` Geert Uytterhoeven
2025-01-03 16:38 ` [PATCH 2/6] thermal: of: Export non-devres helper to register/unregister thermal zone Claudiu
2025-01-09 17:34 ` Daniel Lezcano
2025-01-15 15:42 ` Ulf Hansson
2025-02-04 14:33 ` Jonathan Cameron
2025-02-05 8:33 ` Claudiu Beznea
2025-02-05 11:39 ` Jonathan Cameron
2025-01-29 17:24 ` Daniel Lezcano
2025-01-30 9:08 ` Claudiu Beznea
2025-01-30 10:07 ` Daniel Lezcano
2025-01-30 10:30 ` Claudiu Beznea
2025-01-30 10:50 ` Claudiu Beznea
2025-01-30 17:24 ` Daniel Lezcano
2025-01-30 17:32 ` Claudiu Beznea
2025-01-30 20:53 ` Claudiu Beznea
2025-01-30 22:33 ` Daniel Lezcano
2025-01-30 23:16 ` Claudiu Beznea
2025-02-03 16:30 ` Claudiu Beznea
2025-01-30 10:33 ` Biju Das
2025-01-30 17:31 ` Daniel Lezcano
2025-01-30 17:47 ` Biju Das
2025-01-03 16:38 ` [PATCH 3/6] dt-bindings: thermal: r9a08g045-tsu: Document the TSU unit Claudiu
2025-01-08 23:43 ` Rob Herring (Arm)
2025-01-22 10:12 ` Geert Uytterhoeven
2025-01-03 16:38 ` [PATCH 4/6] thermal: renesas: rzg3s: Add thermal driver for the Renesas RZ/G3S SoC Claudiu
2025-01-22 10:29 ` Geert Uytterhoeven
2025-01-25 12:18 ` Jonathan Cameron
2025-01-27 8:32 ` Claudiu Beznea
2025-01-27 8:54 ` Geert Uytterhoeven
2025-01-27 9:11 ` Biju Das
2025-01-27 9:15 ` Claudiu Beznea
2025-01-27 9:17 ` Biju Das
2025-01-03 16:38 ` [PATCH 5/6] arm64: dts: renesas: r9a08g045: Add TSU node Claudiu
2025-01-22 10:31 ` Geert Uytterhoeven
2025-01-30 17:53 ` Daniel Lezcano [this message]
2025-01-03 16:38 ` [PATCH 6/6] arm64: defconfig: Enable RZ/G3S thermal Claudiu
2025-01-22 10:33 ` Geert Uytterhoeven
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=034707dd-e6b1-4a39-860b-b972fa438645@linaro.org \
--to=daniel.lezcano@linaro.org \
--cc=biju.das.jz@bp.renesas.com \
--cc=claudiu.beznea.uj@bp.renesas.com \
--cc=claudiu.beznea@tuxon.dev \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=geert+renesas@glider.be \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pm@vger.kernel.org \
--cc=linux-renesas-soc@vger.kernel.org \
--cc=lukasz.luba@arm.com \
--cc=magnus.damm@gmail.com \
--cc=mturquette@baylibre.com \
--cc=p.zabel@pengutronix.de \
--cc=rafael@kernel.org \
--cc=robh@kernel.org \
--cc=rui.zhang@intel.com \
--cc=sboyd@kernel.org \
--cc=ulf.hansson@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox