From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Date: Fri, 8 Dec 2017 16:18:16 -0800 From: Stephen Boyd To: Abhishek Sahu Cc: Michael Turquette , Andy Gross , David Brown , Rajendra Nayak , linux-arm-msm@vger.kernel.org, linux-soc@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH 12/13] clk: qcom: support for 2 bit PLL post divider Message-ID: <20171209001816.GC7997@codeaurora.org> References: <1506621050-10129-1-git-send-email-absahu@codeaurora.org> <1506621050-10129-13-git-send-email-absahu@codeaurora.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii In-Reply-To: <1506621050-10129-13-git-send-email-absahu@codeaurora.org> List-ID: On 09/28, Abhishek Sahu wrote: > Current PLL driver only supports 4 bit PLL post divider so > modified the PLL divider operations to support 2 bit PLL > post divider. > > Signed-off-by: Abhishek Sahu > --- Applied to clk-next -- Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, a Linux Foundation Collaborative Project