From: "Subhransu S. Prusty" <subhransu.s.prusty@intel.com>
To: Stephen Boyd <sboyd@codeaurora.org>
Cc: Sriram Periyasamy <sriramx.periyasamy@intel.com>,
ALSA ML <alsa-devel@alsa-project.org>,
Mark Brown <broonie@kernel.org>, Takashi Iwai <tiwai@suse.de>,
Liam Girdwood <liam.r.girdwood@linux.intel.com>,
Vinod Koul <vinod.koul@intel.com>,
Patches Audio <patches.audio@intel.com>,
mturquette@baylibre.com, linux-clk@vger.kernel.org
Subject: Re: [alsa-devel] [PATCH v5 1/6] ASoC: Intel: Skylake: Add ssp clock driver
Date: Tue, 19 Dec 2017 11:11:12 +0530 [thread overview]
Message-ID: <20171219054112.GB3492@subhransu-desktop> (raw)
In-Reply-To: <20171218191040.GW7997@codeaurora.org>
On Mon, Dec 18, 2017 at 11:10:40AM -0800, Stephen Boyd wrote:
> On 12/18, Subhransu S. Prusty wrote:
> > On Mon, Dec 18, 2017 at 09:27:16AM +0530, Subhransu S. Prusty wrote:
> > > On Wed, Dec 13, 2017 at 02:30:32PM -0800, Stephen Boyd wrote:
> > > > On 12/11, Sriram Periyasamy wrote:
> > > >
> > > > > +
> > > > > + if (!rate)
> > > > > + return -EINVAL;
> > > > > +
> > > > > + if (__clk_is_enabled(hw->clk) && (clkdev->rate != rate))
> > > >
> > > > Any chance you can directly read the hardware instead of going
> > > > through the framework to find out if the clk is enabled? Seems
> > >
> > > No. This involves sending an IPC to DSP to enable clock and interpreting the
> > > return error code. I would like to avoid doing this here in set_rate.
> > >
>
> Ok. So we're checking to see if software has already enabled the
> clk and then checking to see if the rate the consumer is
> requesting is the same as the rate it previously requested? I'm
The second check is not required, will remove it.
> still confused what's going on here. Does skl_fill_clk_ipc()
> change the rate of the clk? Is there any way to ask the DSP what
skl_fill_clk_ipc() prepares the IPC message based on the rate request by the
consumer. This IPC will be sent to DSP during a call to clock enable.
> the rate would be if we were to use some rate configuration?
No. If the clock is already running, reconfiguration is not allowed. So the
above check is invalid.
>
> > > > circular to do it this way.
> > > >
> > > > > + return -EBUSY;
> > > > > +
> > > > > + rcfg = skl_get_rate_cfg(clkdev->pdata->ssp_clks[clkdev->id].rate_cfg,
> > > > > + rate);
> > > > > + if (!rcfg)
> > > > > + return -EINVAL;
> > > > > +
> > > > > + clk_type = skl_get_clk_type(clkdev->id);
> > > > > + if (clk_type < 0)
> > > > > + return clk_type;
> > > > > +
> > > > > + skl_fill_clk_ipc(rcfg, clk_type);
> > > > > + clkdev->rate = rate;
> > > > > +
> > > > > + return 0;
> > > > > +}
> > > > > +
> > > > > +static unsigned long skl_clk_recalc_rate(struct clk_hw *hw,
> > > > > + unsigned long parent_rate)
> > > > > +{
> > > > > + struct skl_clk *clkdev = to_skl_clk(hw);
> > > > > + struct skl_clk_rate_cfg_table *rcfg;
> > > > > + int clk_type;
> > > > > +
> > > > > + if (!clkdev)
> > > > > + return 0;
> > > > > +
> > > > > + if (clkdev->rate)
> > > > > + return clkdev->rate;
> > > >
> > > > Why is the rate being cached? We should always be able to
> > > > calculate the rate based on parent_rate that gets passed to this
> > > > function?
> > >
> > > Will check and get back.
> >
> > If I understand correctly, you refer to deriving the rate from parent_rate
> > using ratios. But since only the DSP is aware of the ratios and not the
> > driver, the driver can't derive the rate from the parent_rate and thus
> > cached.
> >
>
> I was thinking the code would do what's below all the time.
I think we interpreted incorrectly. As recalc_rate is meant to be used only
when parent_rate changes, so this can be removed as the set_parent is not
supported for this driver. Please let me know if I understand correctly.
Regards,
Subhransu
>
> > >
> > > >
> > > > > +
> > > > > + rcfg = skl_get_rate_cfg(clkdev->pdata->ssp_clks[clkdev->id].rate_cfg,
> > > > > + parent_rate);
> > > > > + if (!rcfg)
> > > > > + return 0;
> > > > > +
> > > > > + clk_type = skl_get_clk_type(clkdev->id);
> > > > > + if (clk_type < 0)
> > > > > + return 0;
> > > > > +
> > > > > + skl_fill_clk_ipc(rcfg, clk_type);
> > > > > + clkdev->rate = rcfg->rate;
> > > > > +
> > > > > + return clkdev->rate;
> > > > > +}
> > > > > +
>
> I guess that means doing an IPC to the DSP to figure out the
> ratio and how that relates to the parent rate? recalc_rate() can
> be called many times with different things when the framework is
> speculating on the tree. We don't want clk providers to rely on
> the order of this op being called with respect to clk_set_rate().
>
> --
> Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
> a Linux Foundation Collaborative Project
--
next prev parent reply other threads:[~2017-12-19 5:41 UTC|newest]
Thread overview: 20+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-12-11 7:46 [alsa-devel] [PATCH v5 0/6] ASoC: Intel: Skylake: Add a clk driver to enable ssp clks early Sriram Periyasamy
2017-12-11 7:46 ` [alsa-devel] [PATCH v5 1/6] ASoC: Intel: Skylake: Add ssp clock driver Sriram Periyasamy
2017-12-13 22:30 ` Stephen Boyd
2017-12-18 3:57 ` Subhransu S. Prusty
2017-12-18 5:01 ` Subhransu S. Prusty
2017-12-18 19:10 ` Stephen Boyd
2017-12-19 5:41 ` Subhransu S. Prusty [this message]
2017-12-19 19:17 ` Stephen Boyd
2017-12-20 3:33 ` Subhransu S. Prusty
2017-12-22 2:04 ` Stephen Boyd
2017-12-22 4:52 ` Subhransu S. Prusty
2017-12-11 7:46 ` [alsa-devel] [PATCH v5 2/6] ASoC: Intel: Skylake: Add extended I2S config blob support in Clock driver Sriram Periyasamy
2018-01-26 12:54 ` Applied "ASoC: Intel: Skylake: Add extended I2S config blob support in Clock driver" to the asoc tree Mark Brown
2017-12-11 7:46 ` [alsa-devel] [PATCH v5 3/6] ASoC: Intel: kbl: Enable mclk and ssp sclk early Sriram Periyasamy
2018-01-26 12:53 ` Applied "ASoC: Intel: kbl: Enable mclk and ssp sclk early" to the asoc tree Mark Brown
2017-12-11 7:46 ` [alsa-devel] [PATCH v5 4/6] ASoC: Intel: eve: Enable mclk and ssp sclk early Sriram Periyasamy
2017-12-11 7:46 ` [alsa-devel] [PATCH v5 5/6] ASoC: Intel: Skylake: Make DSP replies more human readable Sriram Periyasamy
2017-12-12 18:27 ` Patel, Chintan M
2017-12-13 3:25 ` Vinod Koul
2017-12-11 7:46 ` [alsa-devel] [PATCH v5 6/6] ASoC: Intel: Skylake: Add FW reply for MCLK/SCLK IPC Sriram Periyasamy
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20171219054112.GB3492@subhransu-desktop \
--to=subhransu.s.prusty@intel.com \
--cc=alsa-devel@alsa-project.org \
--cc=broonie@kernel.org \
--cc=liam.r.girdwood@linux.intel.com \
--cc=linux-clk@vger.kernel.org \
--cc=mturquette@baylibre.com \
--cc=patches.audio@intel.com \
--cc=sboyd@codeaurora.org \
--cc=sriramx.periyasamy@intel.com \
--cc=tiwai@suse.de \
--cc=vinod.koul@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox