From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <shawn.guo@linaro.org>
Return-Path: <shawn.guo@linaro.org>
Date: Mon, 12 Mar 2018 15:56:15 +0800
From: Shawn Guo <shawn.guo@linaro.org>
To: Stephen Boyd <sboyd@codeaurora.org>
Cc: Michael Turquette <mturquette@baylibre.com>,
	Jiancheng Xue <xuejiancheng@hisilicon.com>,
	Jianguo Sun <sunjianguo1@huawei.com>, linux-clk@vger.kernel.org,
	tianshuliang <tianshuliang@hisilicon.com>
Subject: Re: [PATCH v2 1/2] clk: hisilicon: add hisi phase clock support
Message-ID: <20180312075613.GA26413@dragon>
References: <1520233292-14704-1-git-send-email-shawn.guo@linaro.org>
 <1520233292-14704-2-git-send-email-shawn.guo@linaro.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
In-Reply-To: <1520233292-14704-2-git-send-email-shawn.guo@linaro.org>
List-ID: <linux-clk.vger.kernel.org>

Hi Stephen,

On Mon, Mar 05, 2018 at 03:01:31PM +0800, Shawn Guo wrote:
> From: tianshuliang <tianshuliang@hisilicon.com>
> 
> Add a phase clock type for HiSilicon SoCs,which supports
> clk_set_phase operation.
> 
> Signed-off-by: tianshuliang <tianshuliang@hisilicon.com>
> Signed-off-by: Jiancheng Xue <xuejiancheng@hisilicon.com>

It misses the SoB of myself.  I will add it and include these two
patches into the PR sent to you.

Shawn