From: Songjun Wu <songjun.wu@intel.com>
To: yixin.zhu@intel.com, hua.ma@intel.com, chuanhua.lei@intel.com
Cc: hauke.mehrtens@intel.com, thomas.langer@intel.com,
Songjun Wu <songjun.wu@intel.com>,
devicetree@vger.kernel.org, Ralf Baechle <ralf@linux-mips.org>,
Michael Turquette <mturquette@baylibre.com>,
Kate Stewart <kstewart@linuxfoundation.org>,
James Hogan <jhogan@kernel.org>,
linux-mips@linux-mips.org, Stephen Boyd <sboyd@kernel.org>,
Jiri Slaby <jslaby@suse.com>,
linux-kernel@vger.kernel.org,
Thomas Gleixner <tglx@linutronix.de>,
Philippe Ombredanne <pombredanne@nexb.com>,
Rob Herring <robh+dt@kernel.org>,
linux-serial@vger.kernel.org,
Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
"GitAuthor:Ma"@ecsmtp.isng.intel.com,
Mark Rutland <mark.rutland@arm.com>,
linux-clk@vger.kernel.org
Subject: [PATCH 0/7] MIPS: intel: add initial support for Intel MIPS SoCs
Date: Fri, 1 Jun 2018 13:55:40 +0800 [thread overview]
Message-ID: <20180601055547.1532-1-songjun.wu@intel.com> (raw)
This patch series is for adding the support for Intel MIPS
Interaptive SoC GRX500 family.
It mainly includes CCF support, serial driver optimization
and DTS modification.
Ma, Hua (1):
MIPS: intel: Add initial support for Intel MIPS SoCs
Songjun Wu (5):
tty: serial: lantiq: Always use readl()/writel()
tty: serial: lantiq: Convert global lock to per device lock
tty: serial: lantiq: Remove unneeded header includes and macros
tty: serial: lantiq: Add CCF support
MIPS: dts: Add aliases node for lantiq danube serial
Zhu Yixin (1):
clk: intel: Add clock driver for GRX500 SoC
.../devicetree/bindings/clock/intel,grx500-clk.txt | 46 ++
.../devicetree/bindings/serial/lantiq_asc.txt | 15 +
arch/mips/Kbuild.platforms | 1 +
arch/mips/Kconfig | 37 +-
arch/mips/boot/dts/Makefile | 1 +
arch/mips/boot/dts/intel-mips/Makefile | 3 +
arch/mips/boot/dts/intel-mips/easy350_anywan.dts | 20 +
arch/mips/boot/dts/intel-mips/xrx500.dtsi | 196 ++++++
arch/mips/boot/dts/lantiq/danube.dtsi | 6 +-
arch/mips/configs/grx500_defconfig | 165 +++++
.../asm/mach-intel-mips/cpu-feature-overrides.h | 61 ++
arch/mips/include/asm/mach-intel-mips/ioremap.h | 39 ++
arch/mips/include/asm/mach-intel-mips/irq.h | 17 +
.../asm/mach-intel-mips/kernel-entry-init.h | 76 +++
arch/mips/include/asm/mach-intel-mips/spaces.h | 29 +
arch/mips/include/asm/mach-intel-mips/war.h | 18 +
arch/mips/intel-mips/Kconfig | 22 +
arch/mips/intel-mips/Makefile | 3 +
arch/mips/intel-mips/Platform | 11 +
arch/mips/intel-mips/irq.c | 36 ++
arch/mips/intel-mips/prom.c | 184 ++++++
arch/mips/intel-mips/time.c | 56 ++
drivers/clk/Kconfig | 1 +
drivers/clk/Makefile | 1 +
drivers/clk/intel/Kconfig | 21 +
drivers/clk/intel/Makefile | 7 +
drivers/clk/intel/clk-cgu-api.c | 676 +++++++++++++++++++++
drivers/clk/intel/clk-cgu-api.h | 120 ++++
drivers/clk/intel/clk-grx500.c | 236 +++++++
drivers/tty/serial/Kconfig | 2 +-
drivers/tty/serial/lantiq.c | 415 ++++++++-----
include/dt-bindings/clock/intel,grx500-clk.h | 61 ++
32 files changed, 2418 insertions(+), 164 deletions(-)
create mode 100644 Documentation/devicetree/bindings/clock/intel,grx500-clk.txt
create mode 100644 arch/mips/boot/dts/intel-mips/Makefile
create mode 100644 arch/mips/boot/dts/intel-mips/easy350_anywan.dts
create mode 100644 arch/mips/boot/dts/intel-mips/xrx500.dtsi
create mode 100644 arch/mips/configs/grx500_defconfig
create mode 100644 arch/mips/include/asm/mach-intel-mips/cpu-feature-overrides.h
create mode 100644 arch/mips/include/asm/mach-intel-mips/ioremap.h
create mode 100644 arch/mips/include/asm/mach-intel-mips/irq.h
create mode 100644 arch/mips/include/asm/mach-intel-mips/kernel-entry-init.h
create mode 100644 arch/mips/include/asm/mach-intel-mips/spaces.h
create mode 100644 arch/mips/include/asm/mach-intel-mips/war.h
create mode 100644 arch/mips/intel-mips/Kconfig
create mode 100644 arch/mips/intel-mips/Makefile
create mode 100644 arch/mips/intel-mips/Platform
create mode 100644 arch/mips/intel-mips/irq.c
create mode 100644 arch/mips/intel-mips/prom.c
create mode 100644 arch/mips/intel-mips/time.c
create mode 100644 drivers/clk/intel/Kconfig
create mode 100644 drivers/clk/intel/Makefile
create mode 100644 drivers/clk/intel/clk-cgu-api.c
create mode 100644 drivers/clk/intel/clk-cgu-api.h
create mode 100644 drivers/clk/intel/clk-grx500.c
create mode 100644 include/dt-bindings/clock/intel,grx500-clk.h
--
2.11.0
next reply other threads:[~2018-06-01 5:55 UTC|newest]
Thread overview: 3+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-06-01 5:55 Songjun Wu [this message]
2018-06-01 5:55 ` [PATCH 1/7] clk: intel: Add clock driver for GRX500 SoC Songjun Wu
-- strict thread matches above, loose matches on Subject: below --
2018-06-12 5:40 [PATCH 0/7] MIPS: intel: add initial support for Intel MIPS SoCs Songjun Wu
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20180601055547.1532-1-songjun.wu@intel.com \
--to=songjun.wu@intel.com \
--cc="GitAuthor:Ma"@ecsmtp.isng.intel.com \
--cc=chuanhua.lei@intel.com \
--cc=devicetree@vger.kernel.org \
--cc=gregkh@linuxfoundation.org \
--cc=hauke.mehrtens@intel.com \
--cc=hua.ma@intel.com \
--cc=jhogan@kernel.org \
--cc=jslaby@suse.com \
--cc=kstewart@linuxfoundation.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mips@linux-mips.org \
--cc=linux-serial@vger.kernel.org \
--cc=mark.rutland@arm.com \
--cc=mturquette@baylibre.com \
--cc=pombredanne@nexb.com \
--cc=ralf@linux-mips.org \
--cc=robh+dt@kernel.org \
--cc=sboyd@kernel.org \
--cc=tglx@linutronix.de \
--cc=thomas.langer@intel.com \
--cc=yixin.zhu@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox