From: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
To: Rohit Agarwal <quic_rohiagar@quicinc.com>
Cc: agross@kernel.org, bjorn.andersson@linaro.org,
mturquette@baylibre.com, sboyd@kernel.org,
linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org,
linux-kernel@vger.kernel.org
Subject: Re: [PATCH 4/8] clk: qcom: Add A7 PLL support for SDX65
Date: Mon, 14 Feb 2022 14:12:14 +0530 [thread overview]
Message-ID: <20220214084214.GD3494@thinkpad> (raw)
In-Reply-To: <1644821987-27343-1-git-send-email-quic_rohiagar@quicinc.com>
On Mon, Feb 14, 2022 at 12:29:47PM +0530, Rohit Agarwal wrote:
> Add support for PLL found in Qualcomm SDX65 platforms which is used to
> provide clock to the Cortex A7 CPU via a mux. This PLL can provide high
> frequency clock to the CPU above 1GHz as compared to the other sources
> like GPLL0.
>
> In this driver, the power domain is attached to the cpudev. This is
> required for CPUFreq functionality and there seems to be no better place
> to do other than this driver (no dedicated CPUFreq driver).
>
> Signed-off-by: Rohit Agarwal <quic_rohiagar@quicinc.com>
> ---
> drivers/clk/qcom/Kconfig | 6 +++---
> drivers/clk/qcom/a7-pll.c | 1 +
> 2 files changed, 4 insertions(+), 3 deletions(-)
>
> diff --git a/drivers/clk/qcom/Kconfig b/drivers/clk/qcom/Kconfig
> index 6cd0634..1904ba1 100644
> --- a/drivers/clk/qcom/Kconfig
> +++ b/drivers/clk/qcom/Kconfig
> @@ -29,11 +29,11 @@ config QCOM_A53PLL
> devices.
>
> config QCOM_A7PLL
> - tristate "SDX55 A7 PLL"
> + tristate "SDX55 like A7 PLL"
A7 PLL driver for SDX55 and SDX65
> help
> - Support for the A7 PLL on SDX55 devices. It provides the CPU with
> + Support for the A7 PLL on SDX55 like devices. It provides the CPU with
> frequencies above 1GHz.
> - Say Y if you want to support higher CPU frequencies on SDX55
> + Say Y if you want to support higher CPU frequencies on SDX55 like
Say Y if you want to support higher CPU frequencies on devices such as SDX55 and
SDX65.
Thanks,
Mani
> devices.
>
> config QCOM_CLK_APCS_MSM8916
> diff --git a/drivers/clk/qcom/a7-pll.c b/drivers/clk/qcom/a7-pll.c
> index c4a53e5..adb2121 100644
> --- a/drivers/clk/qcom/a7-pll.c
> +++ b/drivers/clk/qcom/a7-pll.c
> @@ -84,6 +84,7 @@ static int qcom_a7pll_probe(struct platform_device *pdev)
>
> static const struct of_device_id qcom_a7pll_match_table[] = {
> { .compatible = "qcom,sdx55-a7pll" },
> + { .compatible = "qcom,sdx65-a7pll" },
> { }
> };
> MODULE_DEVICE_TABLE(of, qcom_a7pll_match_table);
> --
> 2.7.4
>
next prev parent reply other threads:[~2022-02-14 8:42 UTC|newest]
Thread overview: 3+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-02-14 6:59 [PATCH 4/8] clk: qcom: Add A7 PLL support for SDX65 Rohit Agarwal
2022-02-14 8:42 ` Manivannan Sadhasivam [this message]
2022-02-15 5:45 ` Rohit Agarwal
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220214084214.GD3494@thinkpad \
--to=manivannan.sadhasivam@linaro.org \
--cc=agross@kernel.org \
--cc=bjorn.andersson@linaro.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mturquette@baylibre.com \
--cc=quic_rohiagar@quicinc.com \
--cc=sboyd@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).