From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f43.google.com (mail-wm1-f43.google.com [209.85.128.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CF1C41FC0EF for ; Thu, 24 Apr 2025 06:22:30 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.43 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745475752; cv=none; b=UnuNAfhbaWxnXfEEO85e/grLAi/jjiO3tZTUkRXYsdx5HOxQGC7YXfLUM2rY1/u9z4a8IWNBfO2AIzf8KxRWL6S28M3YWOHGbjuZIzvx6SkkG+HVGdStebu/FqeJAmDHte+G5gaxWYPJoKoUNcuta8ohE8Rp6CU3tLorXxVLBds= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745475752; c=relaxed/simple; bh=34ql/C/fKkOiPnnjJ/7R42kXdOJ4oBZrgE3R/kLi4t0=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=B0tcmYAGnCExg5uIFl8TwzaAN61Mtl8hXI+KbAT+obDL6jm/XRT8VX6o0CIz48yIajrkOkA+dJ/2yaA68BtC8NPQohh6+EcQ0sd1ije1fT+ipK6tZaL37gub0RiZeWe18i7S5E59rPRI38qO/QdQOo8OPeTxbBG5m9wxShl9tQg= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=S3od7xZq; arc=none smtp.client-ip=209.85.128.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="S3od7xZq" Received: by mail-wm1-f43.google.com with SMTP id 5b1f17b1804b1-43cfa7e7f54so3707305e9.1 for ; Wed, 23 Apr 2025 23:22:30 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1745475749; x=1746080549; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=4lFy00OTtg40In8pvAKghkkcDK/j3ZCpiu8RgaE7BUc=; b=S3od7xZq5Q0XsLUEYG4rCBlSJjIZaML5PdpyjWEvrKuNRuDAJ8dJO/5j+/PPMcgDym eqStKKqaAIA4Gbg7rHLU0Aa38v3GknL81wFWWHPZgKqjKGhRREcPEIOaWfN0V0IUcqOk VRAMYd2a81hV6jCFZ47r5Tz9J9BuElfshfnRE= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1745475749; x=1746080549; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=4lFy00OTtg40In8pvAKghkkcDK/j3ZCpiu8RgaE7BUc=; b=oeFjCXDblR3M0gDUxlD6yhsqkNY0eoxhe6LCwKnbfZvPrkENfL6tYzwqWeq4RabeBP gR1D08qCLTCB2fXyjdMadz7yyGS+OJzM3Rrt6otnvOSDaXFYBp5am3dMKbHl7Etr0F/P qfo/2zwAImofo5OBEfpudY95M63h4XOUteRSwU2mJcIXj0V0xbWxdBjgCVz2ydKa77Cc uCjCuBtkOTnCsEsiIbE5zoplKdJqZndtk7NWdLwj0Wy20G1lXGExLlFVTrrYSWDdf/N5 SGQr+6EcEBei8iY3DGEBzq7UCB5M9hqaeZjkfBPRrnr+H6f7jtIZoUhzPbZucSST72CF gWYg== X-Forwarded-Encrypted: i=1; AJvYcCXH6AsrtYQMd2Iu73UR0yyy0SieJZpjRkqlsYy87jB7bkX+/9MHCFfic22RPE4MhmMCeAKu3L+nJWM=@vger.kernel.org X-Gm-Message-State: AOJu0Yz4d9HxQqJQ5045kfqtSaqQLwPksQIRsQIDCtLaMLpwVsJd0LyD 7XVf0sn5B3TZAO4nJZf0TJ9B2IxBKeI3SqMrovnSc8tEPkUCxTK/U0TFU9eZz4A= X-Gm-Gg: ASbGncsczEukP2oyRvKpcd5dCw5n0m7K59prV5BOT75yTtJflLJFAoaARqKudS20kV3 KTMIPl4axYsAiGfQzSFdV/4EcQTJ0/Xk0NK7dsTLzkNt838nrpe1LLfygu7NrGjhUYuZI6aI91d 2mMPKKXFHLGFVv7cgtKlpueeqb7mG34BVsQfVOGotR+m2ncqbkZdD1GvXohDp58SRUcmHB2eHj1 cJFRdbWfYqvmq3xiqDobhDOwLUh6xJRhOriwz52R+gZR9eO/KktPlOx5fB4R1mCMrEaHeT61iwL uSv0P86mfkH4BcKKXQBs+vr2ykxe5VByNi/rtbKh/w/xY+hsusX4WDdONjboMc3DqSpQjoc/9Iy pYdtg X-Google-Smtp-Source: AGHT+IGGlGn1TKiYozz1AjS13SIEPJhaArHik4vJz2EcfG850BwHredNkQnaeix77ID0kQX88QIyKw== X-Received: by 2002:a05:600c:2045:b0:439:8490:d1e5 with SMTP id 5b1f17b1804b1-4409c46087amr6406085e9.4.1745475749362; Wed, 23 Apr 2025 23:22:29 -0700 (PDT) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.40.65]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4409d2bf8dbsm7243435e9.35.2025.04.23.23.22.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 23 Apr 2025 23:22:29 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: Peng Fan , Stephen Boyd , Shawn Guo , linux-amarula@amarulasolutions.com, Abel Vesa , Dario Binacchi , Krzysztof Kozlowski , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Michael Turquette , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v12 16/19] dt-bindings: clock: imx8m-clock: add PLLs Date: Thu, 24 Apr 2025 08:21:46 +0200 Message-ID: <20250424062154.2999219-17-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250424062154.2999219-1-dario.binacchi@amarulasolutions.com> References: <20250424062154.2999219-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-clk@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Though adding the PLLs to clocks and clock-names properties will break the ABI, it is required to accurately describe the hardware. Indeed, the Clock Control Module (CCM) receives clocks from the PLLs and oscillators and generates clocks for on-chip peripherals. Signed-off-by: Dario Binacchi Reviewed-by: Krzysztof Kozlowski --- (no changes since v11) Changes in v11: - Fix conflict while rebasing on master Changes in v7: - Add 'Reviewed-by' tag of Krzysztof Kozlowski Changes in v6: - New .../bindings/clock/imx8m-clock.yaml | 27 ++++++++++++++----- 1 file changed, 21 insertions(+), 6 deletions(-) diff --git a/Documentation/devicetree/bindings/clock/imx8m-clock.yaml b/Documentation/devicetree/bindings/clock/imx8m-clock.yaml index 4fec55832702..e83f08abd44c 100644 --- a/Documentation/devicetree/bindings/clock/imx8m-clock.yaml +++ b/Documentation/devicetree/bindings/clock/imx8m-clock.yaml @@ -29,12 +29,12 @@ properties: maxItems: 2 clocks: - minItems: 6 - maxItems: 7 + minItems: 7 + maxItems: 10 clock-names: - minItems: 6 - maxItems: 7 + minItems: 7 + maxItems: 10 '#clock-cells': const: 1 @@ -93,6 +93,10 @@ allOf: - description: ext2 clock input - description: ext3 clock input - description: ext4 clock input + - description: audio1 PLL input + - description: audio2 PLL input + - description: dram PLL input + - description: video PLL input clock-names: items: @@ -102,20 +106,31 @@ allOf: - const: clk_ext2 - const: clk_ext3 - const: clk_ext4 + - const: audio_pll1 + - const: audio_pll2 + - const: dram_pll + - const: video_pll additionalProperties: false examples: # Clock Control Module node: - | + #include + clock-controller@30380000 { compatible = "fsl,imx8mm-ccm"; reg = <0x30380000 0x10000>; #clock-cells = <1>; clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>, - <&clk_ext3>, <&clk_ext4>; + <&clk_ext3>, <&clk_ext4>, + <&anatop IMX8MM_ANATOP_AUDIO_PLL1>, + <&anatop IMX8MM_ANATOP_AUDIO_PLL2>, + <&anatop IMX8MM_ANATOP_DRAM_PLL>, + <&anatop IMX8MM_ANATOP_VIDEO_PLL>; clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2", - "clk_ext3", "clk_ext4"; + "clk_ext3", "clk_ext4", "audio_pll1", "audio_pll2", + "dram_pll", "video_pll"; fsl,operating-mode = "nominal"; }; -- 2.43.0