From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f41.google.com (mail-wm1-f41.google.com [209.85.128.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5B36C32E68D for ; Fri, 9 Oct 2026 07:07:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.41 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1791529660; cv=none; b=nlLdnilmKTEdtPC25xorRkUFPuhXNO2fLZNo4GnMQA5bAHrrrTZefSHUc0QLXMUWe2iN79ldOwAVcMJnfIXB37E3JS8oGCPMUk+JGJIqJjSXA6lG3xeyma49/t+ltDwBN0jM3IzPUGSeN2WbGmOsQO9HLu7kiHCzuBAivBuLfpo= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1791529660; c=relaxed/simple; bh=rzRC9qMt8Wu9IVnepc7Mt/HIZ9DPyWfBZb+4RZC7lNo=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=OhLWRNJD7SsLyKQKhJxbU9YL2cP0wb1Vr9NBAo9UxUy428ABN5TLNeDf2nZqShY4hP8OqXBvZiQ8sPutsqMoj+Ji9MoqO1IY+vX9dvoauGOlGQfIlFT6RhuOMNhZUIrkTiG6+q6agk2pAwWHETvaY1tuS91kNHUAjTpA7SboGhs= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=rutxWqza; arc=none smtp.client-ip=209.85.128.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="rutxWqza" Received: by mail-wm1-f41.google.com with SMTP id 5b1f17b1804b1-4a02667ccebso29327425e9.0 for ; Fri, 09 Oct 2026 00:07:39 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1791529658; x=1792134458; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to:content-type; bh=wwnmDHh3/boOKCuN1k/oK+tDoPsn5xW+z4VKugONJe0=; b=rutxWqza7Jh+XtqfgmENzZTAi0DG0TfQdNoDNJCOHXbVCG69fJo+DvVtzfL9a9J11A iuTgpDVC8kJnHLZI8A/87j69my3evr4BtkFpPB5lyu6h1Pof8xLSUFwhHK4qo1OI0jn2 pchxl1LahI9VzDoVqibe+focdhaLhYdZG9D+CXdMkloGGYAk2U9IxjHyFT3ErdOG/OWQ NsMRR7zt/86KaHy1D4rxmhcZ8TNkbcZ97MNWvkbUXZBohVlRRK+mZap47pf33WpaCrrX knBouu6qJDgnUy0+8TYe1R0wmz0XNWBe6O5PC2r3IWST4n6idu431a4piToQ4otBNNFW +XwA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1791529658; x=1792134458; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to:content-type; bh=wwnmDHh3/boOKCuN1k/oK+tDoPsn5xW+z4VKugONJe0=; b=SdrLQKUjfV0qB0GLN1o4C2SFBggKpy1n6x5v7qYWxuQnoGySqfUu5HHfwy05O7NWvp pQ9l0+icE0nAHIffCPCg4P+SqAr0EuxrEVZPiSSaQFEzDQHa/GlTXx33W3UPCZze0Rta hlTT81GIreS6Fs7nLyieLJV0Fvvk51KpK81BYdHIbkrGG4Cncf/Njsk+cqeGqpx00BFM at1h+L0PAL/lojINnHIXWbLE672DAh42dKnHJGlXxQLbcfGvhyPF61eIme4LgZ6gjDfv TqrKpPczhIfFIQ7Aa+yUu2mTtlcZlyfs5XiR8M7IEYuZRU56ToQ/JbJHgTXFfm1qWzK+ p7IQ== X-Forwarded-Encrypted: i=1; AKwUvBwysFngU4RMwVk+YwJbBGdJILEk90TBhl4MfreRjKhIV+W6venO6SMRN896v61LzOsO97y9R+2IEWw=@vger.kernel.org X-Gm-Message-State: AFuF++mBWnZINoAygnBAueduordk8tJoyK2wa2LD1l4EFBM20qA0nzlr Si/JWzD4vMIIQpieWhNmwErBYe4NVyK8jWQpUXeU6CQgwQoUGNCY3jET X-Gm-Gg: AYBFou3wYypD87PP1tneVZzuBucMX10HyaN1KTF7WHRLPhrX/7878/6EF5e4EKLCmpb kGXIFxOjlPnNaVjXd34nw/rJI3OvIhPBCGBOpwWjvxaB1hhy3T40vc1rU1XzGVu70ox0RlYFWUX mhNkb3bIt/a7C0OsZYu7uGr01eDQE6ml98zzC4xUYFsrkMosOJJkGchqkHp21NYELwsG8ptaool nsgOjPbkx01bE+F2Sks+UoN58iIl0xjnQAu7RmdKlx2z5Bal2Tm6DlqphNUY/ByZjx1BDPgkZnj R6+EzU+FMD03qFa79NOYJezeo2QPxGCDIyrxUIvj37LYwRxE3tNeIYQ6U3vPG8xkNyeaoKPpATG 9ZjbzKQce7zw3E/TIhDE2sxdzxyijHAB3EpDt6MN2ox3A77PiIt6PwSZT0ipB3rU8RSuRsxpufl OGSx0bAtASESWQwPkLnE0L+nLC+DVIrNFrVNWXOGMy2Ub1CKkwEnIfuco7dyHskf+EQ0aZEj07S KeXZV457h5uw0vPPRIFNiW+UCWIyRoCTFbPIXM04ti9+2lBbhEseqUVJfUqFdCa3ImWgRHJt/Bf g5+JkGRPrQCzkBzDVzCLFtHx X-Received: by 2002:a05:600d:82c7:b0:4a0:1a18:b742 with SMTP id 5b1f17b1804b1-4a18e4463f8mr16457595e9.2.1791529657487; Fri, 09 Oct 2026 00:07:37 -0700 (PDT) Received: from Ansuel-XPS24.localdomain (host-95-233-52-5.retail.telecomitalia.it. [95.233.52.5]) by smtp.googlemail.com with ESMTPSA id 5b1f17b1804b1-4a18ca4621fsm26176815e9.3.2026.10.09.00.07.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 09 Oct 2026 00:07:33 -0700 (PDT) From: Christian Marangi To: Stephen Boyd , Brian Masney , Jerome Brunet , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Philipp Zabel , Felix Fietkau , linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Christian Marangi Subject: [PATCH v7 0/3] clk: add support for Airoha AN7583 clock Date: Fri, 9 Oct 2026 09:07:20 +0200 Message-ID: <20261009070725.13196-1-ansuelsmth@gmail.com> X-Mailer: git-send-email 2.55.0 Precedence: bulk X-Mailing-List: linux-clk@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit This small series introduce some cleanup and support for clock and reset of Airoha AN7583. The implementation is similar to EN7581 but AN7583 introduce new reset and more clock divisor support. Changes v7: - Add further info for DT patch - Add serdes selection support - Rebase on top of linux-next Changes v6: - Address bot suggestion for DT patch - Add further information on chip-scu phandle - Add dedicated PERSTOUT reset and PCIE_HB reset Link: https://lore.kernel.org/all/20260819221458.30040-1-ansuelsmth@gmail.com/ Changes v5: - Rebase on top of linux-next - Drop even more patch to reduce patch delta - Make chip-scu specific to AN7583 Link: https://lore.kernel.org/all/20260528190000.9164-1-ansuelsmth@gmail.com Changes v4: - Add review tag for DT patch - Fix clock patch to use en7581-chip-scu compatible - Drop PCIE SCU SSR write Changes v3: - Drop .set_rate patch (will be proposed later) - Drop chip-scu binding and related patch Link: https://lore.kernel.org/all/20251106195935.1767696-1-ansuelsmth@gmail.com Changes v2: - Add .set_rate support - Rework DT to EN7581 implementation (clock driver is parent) - Add additional cleanup patch - Merge binding with schema patch - Add chip_scu phandle Christian Marangi (3): dt-bindings: clock: airoha: Document support for AN7583 clock clk: en7523: generalize register clocks function clk: en7523: add support for Airoha AN7583 clock .../bindings/clock/airoha,en7523-scu.yaml | 23 ++ drivers/clk/clk-en7523.c | 255 +++++++++++++++++- include/dt-bindings/clock/en7523-clk.h | 3 + .../dt-bindings/reset/airoha,an7583-reset.h | 65 +++++ 4 files changed, 344 insertions(+), 2 deletions(-) create mode 100644 include/dt-bindings/reset/airoha,an7583-reset.h -- 2.55.0