From: "Rafael J. Wysocki" <rjw@rjwysocki.net>
To: Viresh Kumar <viresh.kumar@linaro.org>
Cc: Icenowy Zheng <icenowy@aosc.io>,
Liam Girdwood <lgirdwood@gmail.com>,
Mark Brown <broonie@kernel.org>,
Maxime Ripard <maxime.ripard@free-electrons.com>,
Chen-Yu Tsai <wens@csie.org>,
linux-kernel@vger.kernel.org, devicetree@vger.kernel.org,
linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org,
linux-pm@vger.kernel.org, linux-sunxi@googlegroups.com
Subject: Re: [PATCH 07/10] cpufreq: dt: Add support for some new Allwinner SoCs
Date: Mon, 24 Jul 2017 13:46:15 +0200 [thread overview]
Message-ID: <2436327.OLdY8skjMP@aspire.rjw.lan> (raw)
In-Reply-To: <20170724085349.GT352@vireshk-i7>
On Monday, July 24, 2017 02:23:49 PM Viresh Kumar wrote:
> On 23-07-17, 18:27, Icenowy Zheng wrote:
> > Some new Allwinner SoCs get supported in the kernel after the
> > compatibles are added to cpufreq-dt-platdev driver.
> >
> > Add their compatible strings in the cpufreq-dt-platdev driver.
> >
> > Cc: "Rafael J. Wysocki" <rjw@rjwysocki.net>
> > Cc: Viresh Kumar <viresh.kumar@linaro.org>
> > Signed-off-by: Icenowy Zheng <icenowy@aosc.io>
> > ---
> > drivers/cpufreq/cpufreq-dt-platdev.c | 6 ++++++
> > 1 file changed, 6 insertions(+)
> >
> > diff --git a/drivers/cpufreq/cpufreq-dt-platdev.c b/drivers/cpufreq/cpufreq-dt-platdev.c
> > index 2eb40d46d357..c3851453e84a 100644
> > --- a/drivers/cpufreq/cpufreq-dt-platdev.c
> > +++ b/drivers/cpufreq/cpufreq-dt-platdev.c
> > @@ -24,7 +24,11 @@ static const struct of_device_id machines[] __initconst = {
> > { .compatible = "allwinner,sun8i-a23", },
> > { .compatible = "allwinner,sun8i-a33", },
> > { .compatible = "allwinner,sun8i-a83t", },
> > + { .compatible = "allwinner,sun8i-h2-plus", },
> > { .compatible = "allwinner,sun8i-h3", },
> > + { .compatible = "allwinner,sun8i-v3s", },
> > + { .compatible = "allwinner,sun50i-a64", },
> > + { .compatible = "allwinner,sun50i-h5", },
> >
> > { .compatible = "apm,xgene-shadowcat", },
> >
> > @@ -43,6 +47,8 @@ static const struct of_device_id machines[] __initconst = {
> > { .compatible = "marvell,pxa250", },
> > { .compatible = "marvell,pxa270", },
> >
> > + { .compatible = "nextthing,gr8", },
> > +
> > { .compatible = "samsung,exynos3250", },
> > { .compatible = "samsung,exynos4210", },
> > { .compatible = "samsung,exynos4212", },
>
> Acked-by: Viresh Kumar <viresh.kumar@linaro.org>
>
>
OK
I'm assuming this will go in via arm-soc along with the rest of the series.
Thanks,
Rafael
next prev parent reply other threads:[~2017-07-24 11:46 UTC|newest]
Thread overview: 42+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-07-23 10:27 [PATCH 00/10] A trial to Allwinner H3 DVFS support Icenowy Zheng
2017-07-23 10:27 ` [PATCH 01/10] dt-bindings: add binding for the SY8160A voltage regulator Icenowy Zheng
2017-07-24 3:06 ` [linux-sunxi] " Chen-Yu Tsai
2017-08-03 16:30 ` Rob Herring
2017-07-23 10:27 ` [PATCH 02/10] regulator: add support for SY8106A regulator Icenowy Zheng
2017-07-24 3:03 ` [linux-sunxi] " Chen-Yu Tsai
2017-07-24 3:18 ` icenowy
2017-07-24 3:33 ` Chen-Yu Tsai
2017-07-24 3:38 ` icenowy
2017-07-24 6:17 ` Chen-Yu Tsai
2017-07-24 15:03 ` Mark Brown
2017-07-23 10:27 ` [PATCH 03/10] ARM: sunxi: h3/h5: Add r_i2c pinmux node Icenowy Zheng
2017-07-24 3:07 ` [linux-sunxi] " Chen-Yu Tsai
2017-07-24 3:09 ` icenowy
2017-07-23 10:27 ` [PATCH 04/10] ARM: sunxi: h3/h5: Add r_i2c I2C controller Icenowy Zheng
2017-07-24 3:09 ` [linux-sunxi] " Chen-Yu Tsai
2017-07-23 10:27 ` [PATCH 05/10] clk: sunxi-ng: h3: gate then ungate PLL CPU clk after rate change Icenowy Zheng
2017-07-26 0:36 ` Stephen Boyd
2017-07-26 7:14 ` [linux-sunxi] " Chen-Yu Tsai
2017-08-04 4:09 ` Chen-Yu Tsai
2017-07-23 10:27 ` [PATCH 06/10] clk: sunxi-ng: allow set parent clock (PLL_CPUX) for CPUX clock on H3 Icenowy Zheng
2017-07-24 3:10 ` [linux-sunxi] " Chen-Yu Tsai
2017-08-04 4:10 ` Chen-Yu Tsai
2017-07-26 0:36 ` Stephen Boyd
2017-07-23 10:27 ` [PATCH 07/10] cpufreq: dt: Add support for some new Allwinner SoCs Icenowy Zheng
2017-07-24 8:53 ` Viresh Kumar
2017-07-24 11:46 ` Rafael J. Wysocki [this message]
2017-08-15 5:42 ` Chen-Yu Tsai
2017-08-15 12:25 ` Rafael J. Wysocki
2017-08-15 12:38 ` icenowy
2017-08-15 12:39 ` Chen-Yu Tsai
2017-08-17 17:03 ` Chen-Yu Tsai
2017-07-23 10:27 ` [PATCH 08/10] ARM: sun8i: h3: add operating-points-v2 table for CPU Icenowy Zheng
2017-07-23 10:27 ` [PATCH 09/10] ARM: sun8i: h2+: add SY8113B regulator used by Orange Pi Zero board Icenowy Zheng
2017-07-24 4:09 ` [linux-sunxi] " Chen-Yu Tsai
2017-07-23 10:27 ` [PATCH 10/10] ARM: dts: sun8i: Add SY8106A regulator to Orange Pi PC Icenowy Zheng
2017-07-26 7:08 ` [linux-sunxi] " Chen-Yu Tsai
2017-07-26 7:16 ` Icenowy Zheng
2017-07-26 7:30 ` Chen-Yu Tsai
2017-07-26 7:36 ` icenowy
[not found] ` <1501064628.14577.1.camel@megous.com>
2017-07-26 11:44 ` Maxime Ripard
2017-07-26 12:42 ` icenowy
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=2436327.OLdY8skjMP@aspire.rjw.lan \
--to=rjw@rjwysocki.net \
--cc=broonie@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=icenowy@aosc.io \
--cc=lgirdwood@gmail.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pm@vger.kernel.org \
--cc=linux-sunxi@googlegroups.com \
--cc=maxime.ripard@free-electrons.com \
--cc=viresh.kumar@linaro.org \
--cc=wens@csie.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).