From: Paul Walmsley <pjw@kernel.org>
To: Rahul Pathak <rpathak@ventanamicro.com>
Cc: "Anup Patel" <apatel@ventanamicro.com>,
"Michael Turquette" <mturquette@baylibre.com>,
"Stephen Boyd" <sboyd@kernel.org>,
"Rob Herring" <robh@kernel.org>,
"Krzysztof Kozlowski" <krzk+dt@kernel.org>,
"Conor Dooley" <conor+dt@kernel.org>,
"Jassi Brar" <jassisinghbrar@gmail.com>,
"Thomas Gleixner" <tglx@linutronix.de>,
"Rafael J . Wysocki" <rafael@kernel.org>,
"Mika Westerberg" <mika.westerberg@linux.intel.com>,
"Andy Shevchenko" <andriy.shevchenko@linux.intel.com>,
"Linus Walleij" <linus.walleij@linaro.org>,
"Bartosz Golaszewski" <brgl@bgdev.pl>,
"Uwe Kleine-König" <ukleinek@kernel.org>,
devicetree@vger.kernel.org,
"Andrew Jones" <ajones@ventanamicro.com>,
"Alexandre Ghiti" <alex@ghiti.fr>,
"Atish Patra" <atish.patra@linux.dev>,
"Leyfoon Tan" <leyfoon.tan@starfivetech.com>,
"Anup Patel" <anup@brainfault.org>,
linux-kernel@vger.kernel.org,
"Samuel Holland" <samuel.holland@sifive.com>,
linux-acpi@vger.kernel.org, "Palmer Dabbelt" <palmer@dabbelt.com>,
"Paul Walmsley" <paul.walmsley@sifive.com>,
linux-riscv@lists.infradead.org, "Len Brown" <lenb@kernel.org>,
linux-clk@vger.kernel.org
Subject: Re: [PATCH v10 10/24] clk: Add clock driver for the RISC-V RPMI clock service group
Date: Thu, 25 Sep 2025 20:06:59 -0600 (MDT) [thread overview]
Message-ID: <823e11f3-ba2b-f0ec-8bb9-0785c89e8234@kernel.org> (raw)
In-Reply-To: <20250818040920.272664-11-apatel@ventanamicro.com>
Hi Rahul,
On Mon, 18 Aug 2025, Anup Patel wrote:
> From: Rahul Pathak <rpathak@ventanamicro.com>
>
> The RPMI specification defines a clock service group which can be
> accessed via SBI MPXY extension or dedicated S-mode RPMI transport.
>
> Add mailbox client based clock driver for the RISC-V RPMI clock
> service group.
>
> Reviewed-by: Stephen Boyd <sboyd@kernel.org>
> Reviewed-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
> Co-developed-by: Anup Patel <apatel@ventanamicro.com>
> Signed-off-by: Anup Patel <apatel@ventanamicro.com>
> Signed-off-by: Rahul Pathak <rpathak@ventanamicro.com>
a few minor comments:
> diff --git a/drivers/clk/clk-rpmi.c b/drivers/clk/clk-rpmi.c
> new file mode 100644
> index 000000000000..7a0a62456314
> --- /dev/null
> +++ b/drivers/clk/clk-rpmi.c
> @@ -0,0 +1,616 @@
> +// SPDX-License-Identifier: GPL-2.0
> +/*
> + * RISC-V MPXY Based Clock Driver
> + *
> + * Copyright (C) 2025 Ventana Micro Systems Ltd.
> + */
> +
> +#include <linux/clk-provider.h>
> +#include <linux/err.h>
> +#include <linux/mailbox_client.h>
> +#include <linux/mailbox/riscv-rpmi-message.h>
> +#include <linux/module.h>
> +#include <linux/platform_device.h>
> +#include <linux/types.h>
> +#include <linux/slab.h>
> +#include <linux/wordpart.h>
> +
> +#define RPMI_CLK_DISCRETE_MAX_NUM_RATES 16
> +#define RPMI_CLK_NAME_LEN 16
> +
> +#define to_rpmi_clk(clk) container_of(clk, struct rpmi_clk, hw)
> +
> +#define rpmi_clkrate_u64(__hi, __lo) (((u64)(__hi) << 32) | (u32)(__lo))
I'd prefer to see code like this implemented as static inline functions,
rather than macros.
> +static int rpmi_clk_get_attrs(u32 clkid, struct rpmi_clk *rpmi_clk)
> +{
[ ... ]
> +
> + format = le32_to_cpu(resp->flags) & 3U;
And similarly, it's best to pull these kinds of magic numbers up into
appropriately-named macros, to help reviewers understand your intention.
Since we're pretty close to the merge window opening, and the changes are
minor, I've gone ahead and just made these two changes in the patch, and
queued it for v6.18 (hopefully). But maybe you can keep them in mind for
next time.
thanks,
- Paul
next prev parent reply other threads:[~2025-09-26 2:07 UTC|newest]
Thread overview: 32+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-08-18 4:08 [PATCH v10 00/24] Linux SBI MPXY and RPMI drivers Anup Patel
2025-08-18 4:08 ` [PATCH v10 01/24] dt-bindings: mailbox: Add bindings for RPMI shared memory transport Anup Patel
2025-08-18 4:08 ` [PATCH v10 02/24] dt-bindings: mailbox: Add bindings for RISC-V SBI MPXY extension Anup Patel
2025-08-18 4:08 ` [PATCH v10 03/24] RISC-V: Add defines for the SBI message proxy extension Anup Patel
2025-08-18 4:09 ` [PATCH v10 04/24] mailbox: Add common header for RPMI messages sent via mailbox Anup Patel
2025-08-18 4:09 ` [PATCH v10 05/24] mailbox: Allow controller specific mapping using fwnode Anup Patel
2025-08-18 4:09 ` [PATCH v10 06/24] byteorder: Add memcpy_to_le32() and memcpy_from_le32() Anup Patel
2025-08-18 4:09 ` [PATCH v10 07/24] mailbox: Add RISC-V SBI message proxy (MPXY) based mailbox driver Anup Patel
2025-09-25 0:27 ` Paul Walmsley
2025-09-25 5:11 ` Anup Patel
2025-09-25 19:16 ` Paul Walmsley
2025-08-18 4:09 ` [PATCH v10 08/24] dt-bindings: clock: Add RPMI clock service message proxy bindings Anup Patel
2025-09-21 17:25 ` Stephen Boyd
2025-08-18 4:09 ` [PATCH v10 09/24] dt-bindings: clock: Add RPMI clock service controller bindings Anup Patel
2025-08-18 4:09 ` [PATCH v10 10/24] clk: Add clock driver for the RISC-V RPMI clock service group Anup Patel
2025-09-26 2:06 ` Paul Walmsley [this message]
2025-09-26 7:09 ` Rahul Pathak
2025-08-18 4:09 ` [PATCH v10 11/24] dt-bindings: Add RPMI system MSI message proxy bindings Anup Patel
2025-08-18 4:09 ` [PATCH v10 12/24] dt-bindings: Add RPMI system MSI interrupt controller bindings Anup Patel
2025-08-18 4:09 ` [PATCH v10 13/24] irqchip: Add driver for the RPMI system MSI service group Anup Patel
2025-08-18 4:09 ` [PATCH v10 14/24] ACPI: property: Refactor acpi_fwnode_get_reference_args() to support nargs_prop Anup Patel
2025-08-18 4:09 ` [PATCH v10 15/24] ACPI: Add support for nargs_prop in acpi_fwnode_get_reference_args() Anup Patel
2025-08-18 4:09 ` [PATCH v10 16/24] ACPI: scan: Update honor list for RPMI System MSI Anup Patel
2025-08-18 4:09 ` [PATCH v10 17/24] ACPI: RISC-V: Create interrupt controller list in sorted order Anup Patel
2025-08-18 4:09 ` [PATCH v10 18/24] ACPI: RISC-V: Add support to update gsi range Anup Patel
2025-08-18 4:09 ` [PATCH v10 19/24] ACPI: RISC-V: Add RPMI System MSI to GSI mapping Anup Patel
2025-08-18 4:09 ` [PATCH v10 20/24] irqchip/irq-riscv-imsic-early: Export imsic_acpi_get_fwnode() Anup Patel
2025-08-18 4:09 ` [PATCH v10 21/24] mailbox/riscv-sbi-mpxy: Add ACPI support Anup Patel
2025-08-18 4:09 ` [PATCH v10 22/24] irqchip/riscv-rpmi-sysmsi: " Anup Patel
2025-08-18 4:09 ` [PATCH v10 23/24] RISC-V: Enable GPIO keyboard and event device in RV64 defconfig Anup Patel
2025-08-18 4:09 ` [PATCH v10 24/24] MAINTAINERS: Add entry for RISC-V RPMI and MPXY drivers Anup Patel
2025-09-26 2:07 ` [PATCH v10 00/24] Linux SBI MPXY and RPMI drivers Paul Walmsley
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=823e11f3-ba2b-f0ec-8bb9-0785c89e8234@kernel.org \
--to=pjw@kernel.org \
--cc=ajones@ventanamicro.com \
--cc=alex@ghiti.fr \
--cc=andriy.shevchenko@linux.intel.com \
--cc=anup@brainfault.org \
--cc=apatel@ventanamicro.com \
--cc=atish.patra@linux.dev \
--cc=brgl@bgdev.pl \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=jassisinghbrar@gmail.com \
--cc=krzk+dt@kernel.org \
--cc=lenb@kernel.org \
--cc=leyfoon.tan@starfivetech.com \
--cc=linus.walleij@linaro.org \
--cc=linux-acpi@vger.kernel.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=mika.westerberg@linux.intel.com \
--cc=mturquette@baylibre.com \
--cc=palmer@dabbelt.com \
--cc=paul.walmsley@sifive.com \
--cc=rafael@kernel.org \
--cc=robh@kernel.org \
--cc=rpathak@ventanamicro.com \
--cc=samuel.holland@sifive.com \
--cc=sboyd@kernel.org \
--cc=tglx@linutronix.de \
--cc=ukleinek@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox