From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2EC8E19A2A3; Thu, 24 Apr 2025 11:13:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745493226; cv=none; b=q/fg/mPeVass5qkku5lZpq61qlqXGeK+M+R2MqxutLbHKdfkw+aWz8cP5658zabUS85RfcKjIub7qnedxQfszsXUMv8aMhkxdrBsqz7BHFMOKdq6Uhndr6oHmD31SklPfLPu6UrdVmNIVCD40U1QiWLXkJP78unqCg5bXKtZI94= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745493226; c=relaxed/simple; bh=YNDXgrb5369Ie+D7E4ehPhMl1Gi9tf9lLUrRt6wM818=; h=Message-ID:Date:MIME-Version:Subject:To:CC:References:From: In-Reply-To:Content-Type; b=j00Vv4Q98kHDxCGHFEQYc5RwjHEHxP9NOgqz5jF8lHRRDpgeSPJQCCXkO5vQxBjD6Co/BJTdRR/bwHAeTN6nNvWi8aiEYh2KAmbzpORmwt0vWaRCXae5LR6KrJWO0bBJqYV5Wu7KYZULW0VBXAwQ0+kh7YAZ9Ir4k7dFyj40KZY= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=IbkZwFxp; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="IbkZwFxp" Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 53OAdO9l013281; Thu, 24 Apr 2025 11:13:36 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= shIzA963Lo2lTTnLI/8ljoUTJ7M+v9ZtnKJNYj4HQfY=; b=IbkZwFxp1DzvDhw9 qSqhdzcFWQSTRuCs/83et+Vk2X8LVElMvJgJLoUsSuP3jsmo07ClU+tB2iARioz/ vKtShp7SWnR7aNokWZuo09SnEdwlgSZUoRndqT/PeZ8VYaqZ5r4+q54mar672QX7 J1g4YsUc09JF9AQWl52es6YpQSp22DzTuvAd+uTZelHg8uKCSl6b3FyqV26tI2ec xTWLD0E5IFSDVmP3X7vaqAoxGrr2EWqoQo7E26oYqwCa14xMMRqCk1TX0Hu9Gi33 IkE8ARN6Qsma6OJnM1WVPrvxymP21FHJ4XieKoM8wUI2QX7oud0TeCLzumPLHNSL wzWV/g== Received: from nalasppmta05.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 466jh2dc52-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 24 Apr 2025 11:13:36 +0000 (GMT) Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA05.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 53OBDZZD027959 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 24 Apr 2025 11:13:35 GMT Received: from [10.218.40.7] (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Thu, 24 Apr 2025 04:13:29 -0700 Message-ID: <8552c048-df45-49ba-83b3-5c39d4b770fe@quicinc.com> Date: Thu, 24 Apr 2025 16:43:26 +0530 Precedence: bulk X-Mailing-List: linux-clk@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v8 00/10] Add support for videocc, camcc, dispcc and gpucc on Qualcomm QCS615 platform To: Krzysztof Kozlowski , Bjorn Andersson , Michael Turquette , "Stephen Boyd" , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Catalin Marinas , Will Deacon CC: Ajit Pandey , Imran Shaik , Jagadeesh Kona , , , , , , Bryan O'Donoghue , Dmitry Baryshkov References: <20250424-qcs615-mm-v7-clock-controllers-v8-0-bacad5b3659a@quicinc.com> <94a5f0d7-b152-4fe3-b312-a0f7792cc076@kernel.org> Content-Language: en-US From: Taniya Das In-Reply-To: <94a5f0d7-b152-4fe3-b312-a0f7792cc076@kernel.org> Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 7bit X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: QwcuLQ2fOdGA4MdtepztO8BSvrMGgiwN X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwNDI0MDA3NSBTYWx0ZWRfXya3lKDoAoTGA /HdZM624Sxdt4t86JF7wcClRguyIgulS5kO2DvAxGc0H7+nDO9fpYPkhk9wF+gzX9TwCG6kSBXg 6gGiUMKBXfkX/I5PyCsVbGnjjksALoAFcj704tWAx0XefDRDu9YO8NRuVnQ/qiwaDN/k5pg65ey y1z9vGvGdFU5qD+23GftZYLfZ2BAAudvmY0fbyepKT5bsabVEKbzYpXyE4F+Q1KjIeyuRfEVuwG 8iEdzsKXhqBA5IBuS4qg5tk/5q7TOiG4njDxOJlVVyYjougkRwKwsDWXLsVCpMRp4YaXjgFon+t kq0ftQjGdmkE1NklJQx0zdahF3cRaQqUzPkBEVJi9krE19ZPbwmraBM4tLuJXWpC4a6hE0VhqgR /hXLylcw12HTZwQnd57EheYEqy3YtTPHBeCu2hMuj5cKVagme0kUniVRHVL7dHRNGaCBglME X-Authority-Analysis: v=2.4 cv=Tu/mhCXh c=1 sm=1 tr=0 ts=680a1ce0 cx=c_pps a=ouPCqIW2jiPt+lZRy3xVPw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=GEpy-HfZoHoA:10 a=IkcTkHD0fZMA:10 a=XR8D0OoHHMoA:10 a=VwQbUJbxAAAA:8 a=COk6AnOGAAAA:8 a=N3UdhDyx_QaI1jzwTiwA:9 a=QEXdDO2ut3YA:10 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-ORIG-GUID: QwcuLQ2fOdGA4MdtepztO8BSvrMGgiwN X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.0.680,FMLib:17.12.80.40 definitions=2025-04-24_05,2025-04-22_01,2025-02-21_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 malwarescore=0 suspectscore=0 spamscore=0 clxscore=1015 lowpriorityscore=0 impostorscore=0 adultscore=0 phishscore=0 mlxlogscore=973 bulkscore=0 mlxscore=0 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2504070000 definitions=main-2504240075 On 4/24/2025 4:40 PM, Krzysztof Kozlowski wrote: > On 24/04/2025 11:32, Taniya Das wrote: >> Add support for multimedia clock controllers on Qualcomm QCS615 platform. >> Update the defconfig to enable these clock controllers. >> >> Global clock controller support >> https://lore.kernel.org/all/20241022-qcs615-clock-driver-v4-0-3d716ad0d987@quicinc.com/ >> >> Changes in v8: >> - Drop the properties which are already covered as part of gcc.yaml [Krzysztof] >> - Drop the RB tag for dt-bindings for Camera clock controller. > > Why? It had comments, so wanted to share the latest RB-by. > > Best regards, > Krzysztof