messages from 2026-06-17 06:41:10 to 2026-06-17 13:24:06 UTC [more...]
[GIT PULL] clk: eyeq: Support for Mobileye EyeQ7H
2026-06-17 13:23 UTC (4+ messages)
[PATCH v2 00/10] Add RZ/G3L USB2.0 host support
2026-06-17 12:56 UTC (3+ messages)
` [PATCH v2 03/10] clk: renesas: r9a08g046: Add USB2.0 clock and reset entries
[PATCH 0/3] Add GFX support for RZ/G3L SoC
2026-06-17 12:56 UTC (3+ messages)
` [PATCH 1/3] clk: renesas: r9a08g046: Add clock and reset entries for GE3D
[PATCH v17 02/17] clk: renesas: r9a08g046: Add clock and reset entries for SDHI
2026-06-17 12:55 UTC (2+ messages)
[PATCH v4 0/7] clk: qcom: Add common clkref support and migrate Glymur and Mahua
2026-06-17 12:11 UTC (5+ messages)
` [PATCH v4 7/7] arm64: dts: qcom: mahua: Switch pcie5_phy ref clock to RPMH_CXO_CLK
[PATCH v2 0/4] clk: qcom: Add EVA clock controller support for Glymur SoC
2026-06-17 11:34 UTC (6+ messages)
` [PATCH v2 1/4] clk: qcom: gcc-glymur: Move EVA clocks to critical clock list
` [PATCH v2 2/4] dt-bindings: clock: qcom: Add EVA clock and reset controller for Glymur SoC
` [PATCH v2 3/4] clk: qcom: Add EVA clock controller driver "
` [PATCH v2 4/4] arm64: dts: qcom: glymur: Add EVA clock controller node
[PATCH v3] clk: mvebu: ap-cpu: fix missing clk_put() in ap_cpu_clock_probe()
2026-06-17 11:00 UTC (2+ messages)
[PATCH v2] clk: renesas: r8a77995: Add ZG and 3DGE support
2026-06-17 10:35 UTC (2+ messages)
[PATCH 0/2] Add RTC clocks for R9A09G077/87
2026-06-17 10:20 UTC (5+ messages)
` [PATCH 1/2] dt-bindings: clock: renesas,r9a09g077/87: Add PCLKRTC clock ID
` [PATCH 2/2] clk: renesas: r9a09g077: Add RTC clocks
[PATCH v3 0/5] Add PLL3 and LCDC_CLKD support for RZ/T2H and RZ/N2H
2026-06-17 10:06 UTC (11+ messages)
` [PATCH v3 1/5] clk: renesas: rzv2h-cpg: Use per-SoC PLL reference frequency for calculations
` [PATCH v3 2/5] clk: renesas: cpg-mssr: Implement dedicated MSTP delay logic for RZ/T2H LCDC and RTC
` [PATCH v3 3/5] dt-bindings: clock: renesas,r9a09g077/87: Add LCDC_CLKD clock ID
` [PATCH v3 4/5] clk: renesas: rzv2h-cpg: Extract PLL calculation math into a library
` [PATCH v3 5/5] clk: renesas: r9a09g077: Add LCDC and PLL3 clock support for RZ/T2H display pipeline
[PATCH v4 resend 0/5] Add Cix Sky1 AUDSS clock and reset support
2026-06-17 9:58 UTC (7+ messages)
` [PATCH v4 resend 1/5] dt-bindings: soc: cix,sky1-system-control: add audss system control
` [PATCH v4 resend 3/5] dt-bindings: clock: cix,sky1-audss-clock: add audss clock controller
` [PATCH v4 resend 4/5] clk: cix: add sky1 "
` [PATCH v4 resend 5/5] arm64: dts: cix: sky1: add audss system control
[PATCH v2 5/5] clk: implement sync_state support
2026-06-17 9:25 UTC (2+ messages)
` [PATCH "
[PATCH v2 0/5] clk: implement sync_state support
2026-06-17 8:10 UTC (2+ messages)
[PATCH v5 0/7] drm/rcar-du: Add support for DSI pipelines with DSC
2026-06-17 7:16 UTC (3+ messages)
` [PATCH v5 2/7] dt-bindings: display: bridge: Document Renesas R-Car V4H DSC bindings
[PATCH v3 0/2] clk: amlogic: Add A9 peripherals clock controller
2026-06-17 7:02 UTC (8+ messages)
` [PATCH v3 2/2] clk: amlogic: Add A9 peripherals clock controller driver
page: | prev (newer) | latest
- recent:[subjects (threaded)|topics (new)|topics (active)]
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox