From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-lf1-f41.google.com (mail-lf1-f41.google.com [209.85.167.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 95CC8270579 for ; Mon, 28 Apr 2025 13:08:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.41 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745845690; cv=none; b=krnXhLujGLQ1ljrXX6egWIwtwE5EoxIiOoUOtXajHy8+lie2cnwVTpOzX5cVn+qLdQGEHlTjWZefR+kL5X6KQRYE76ViKTjZGIFmnWVlkFTICReJXJUEAf67LKEEcZlVT1wcU4DWkk6NFlI7ZnOOuDJkKXTF5dO5L3ptVrBUGdo= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745845690; c=relaxed/simple; bh=mnAJ52ar/AYv9v6+Df6x52ikTOPL9XyTF25FkLX5Wyc=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=G4ko5UTKGLZcXdcLw299pdsA6QEviTgO833Vmdctx7cz/Pa2g2kElljiOrLp2YFF49NbP+AccEeewNOvunwtpf44UkX3oi+g4fc9duSQCuZA/VdnJbDdeTkUelklJK9iS/QoCl9boYule52gBBkqVVlmyZXOfQ0B/D5kkQXjuD4= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=i9eioiFL; arc=none smtp.client-ip=209.85.167.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="i9eioiFL" Received: by mail-lf1-f41.google.com with SMTP id 2adb3069b0e04-54acb0a5444so397576e87.1 for ; Mon, 28 Apr 2025 06:08:07 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1745845686; x=1746450486; darn=vger.kernel.org; h=content-transfer-encoding:in-reply-to:from:references:cc:to :content-language:subject:user-agent:mime-version:date:message-id :from:to:cc:subject:date:message-id:reply-to; bh=/rKI293OkNtSCRW2GiaUvxvB6LASuRfbVCog4wPqflw=; b=i9eioiFLmw5h43VogwenzwqeF/bl+PBt86aVZUAqn0Brir991RxjbXDmKTgOA/p1Dj r+b1igx2XOwhE3qDjgCNro5NTgwvkchw9Ayuc5qnqWWiBmYkkg4+qQ4XRZ0x+2MCU1cd bUv6Nbn8IGpKNFQReZ1NanNU2553S+Y42B/lIVm1CLgw1/mDcQEoYoQN1Xynq6nzBfui uKZM91ZpRTAJ6gkZhFSxKH6eKgvet8KtJnQXtUmV7nkst415gpUE05skRcOE9VwlN/h7 8w390sWh3TeXzch1gSvCnhP6sXtOmapsNH+oPld5pQfDN2hh3tePQdTYXDRTNLUACJmp h9Gw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1745845686; x=1746450486; h=content-transfer-encoding:in-reply-to:from:references:cc:to :content-language:subject:user-agent:mime-version:date:message-id :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=/rKI293OkNtSCRW2GiaUvxvB6LASuRfbVCog4wPqflw=; b=nS8Wn63Z+E5nfRfPMDmqYFjV5wTJ59gA2TVHDoEI/+uWr+W7Zk8l/6JfBgA+0htemp MC5eNzhtXIkJ9lU8nkq+cYaP8Z9l3VCk6di5e0etNEtwds6+2GZJ8hNF7jDyGLfMT1uy wjRCxtNJ2VyRXxQn/Iw4WT3A1X6fmSuVWRZon6GMFp7zc84KDVxMzLUka1Fd6rb8P4N4 dVtyVpF5+NaStkAfjSl4YEUGHVgZiYR6Uz4JHZyXmzSgzhd0A2TsVaLgTwRn6mkn6G0Z dF5skD3Nv+2Z/sgeXOD0xKCM3oOyNBm3r1yOQMx20pl9gn3mO99DVUGiJW8jLjvTaV8B DiHA== X-Forwarded-Encrypted: i=1; AJvYcCUvXkghdLEzmaOVOkWC1xyUxZzY/K60nr8vPyo4EmpITEPhA3plAACTujNI0Swm/3zQTefKrAQuJjw=@vger.kernel.org X-Gm-Message-State: AOJu0YyObU5/VrDtydjq7Ia9DWxEnO4GqWjuuNxQGwB+IlD2UiaRKhs0 X6DZpH2Q6JLQKKFq9hlek7CebRPjdvM07NKrp3MUmKnK9XMNUXIugf+Ifj5HiSs= X-Gm-Gg: ASbGncvS70vpFgt87hjueoxyhkM/YDuLBTPLSYe4XKhrsF+fxDhSTzFVobXg+Pc/ZyR sgk0Y0otsQadmBsJN2BTejRTx5SLZi4W9ohwb8zj0Hg95bEB8/sEAAJ/C+mjvmaq9qrV5sibK32 AZ5TF1D/bFW3rEvPSqvd0cJ2og4QUHDwgHaRjunmnmSEQn+rsvL2Xdv0Jtpuppakch1EHo3uG/0 L2UbdaBKJlikj6eyvrtyOFogAReZ8xbzKJTdkIfUGEs9GSOfbfDXJiSvmeaU5HXcpFhwqKfJ7xX OcTu5K+6UhJtjE7BO3e4gd4bLYJpCFEsVS61ng40udxyEmdiF7MfGSTrKnVRQtn2j+Z0fWwb0Vf 3UcABIxA/OhxvzUsZr/Q= X-Google-Smtp-Source: AGHT+IHigrHmgJYNc7nLQZKoFasjeKXtn3RhBxEwzQXSKbVJgPgq1Au5kKKLuo2iHhmAFvJw3wh3Ig== X-Received: by 2002:a05:6512:6c4:b0:549:8932:a1be with SMTP id 2adb3069b0e04-54e8cc111edmr1038151e87.13.1745845685451; Mon, 28 Apr 2025 06:08:05 -0700 (PDT) Received: from [192.168.1.4] (88-112-131-206.elisa-laajakaista.fi. [88.112.131.206]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-54e7cb39f1esm1632907e87.58.2025.04.28.06.08.04 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Mon, 28 Apr 2025 06:08:05 -0700 (PDT) Message-ID: Date: Mon, 28 Apr 2025 16:08:03 +0300 Precedence: bulk X-Mailing-List: linux-clk@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v8 02/10] dt-bindings: clock: Add Qualcomm QCS615 Camera clock controller Content-Language: ru-RU To: Taniya Das , Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Catalin Marinas , Will Deacon , Konrad Dybcio Cc: Ajit Pandey , Imran Shaik , Jagadeesh Kona , linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org References: <20250424-qcs615-mm-v7-clock-controllers-v8-0-bacad5b3659a@quicinc.com> <20250424-qcs615-mm-v7-clock-controllers-v8-2-bacad5b3659a@quicinc.com> From: Vladimir Zapolskiy In-Reply-To: <20250424-qcs615-mm-v7-clock-controllers-v8-2-bacad5b3659a@quicinc.com> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit Hi Taniya. On 4/24/25 12:32, Taniya Das wrote: > Add DT bindings for the Camera clock on QCS615 platforms. Add the > relevant DT include definitions as well. > > Signed-off-by: Taniya Das > --- > .../bindings/clock/qcom,qcs615-camcc.yaml | 43 ++++++++ > include/dt-bindings/clock/qcom,qcs615-camcc.h | 110 +++++++++++++++++++++ > 2 files changed, 153 insertions(+) > > diff --git a/Documentation/devicetree/bindings/clock/qcom,qcs615-camcc.yaml b/Documentation/devicetree/bindings/clock/qcom,qcs615-camcc.yaml > new file mode 100644 > index 0000000000000000000000000000000000000000..2b811e66d406c16c70004bb3a9fce294422a5914 > --- /dev/null > +++ b/Documentation/devicetree/bindings/clock/qcom,qcs615-camcc.yaml > @@ -0,0 +1,43 @@ > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > +%YAML 1.2 > +--- > +$id: http://devicetree.org/schemas/clock/qcom,qcs615-camcc.yaml# > +$schema: http://devicetree.org/meta-schemas/core.yaml# > + > +title: Qualcomm Camera Clock & Reset Controller on QCS615 > + > +maintainers: > + - Taniya Das > + > +description: | > + Qualcomm camera clock control module provides the clocks, resets and power > + domains on QCS615. > + > + See also: include/dt-bindings/clock/qcom,qcs615-camcc.h > + > +properties: > + compatible: > + const: qcom,qcs615-camcc > + > + clocks: > + items: > + - description: Board XO source > + > +allOf: > + - $ref: qcom,gcc.yaml# > + > +unevaluatedProperties: false > + > +examples: > + - | > + #include > + clock-controller@ad00000 { > + compatible = "qcom,qcs615-camcc"; > + reg = <0xad00000 0x10000>; > + clocks = <&rpmhcc RPMH_CXO_CLK>; > + > + #clock-cells = <1>; > + #reset-cells = <1>; > + #power-domain-cells = <1>; > + }; > +... Is there anything what prevents to add this clock controller dt bindings description into qcom,sm6350-camcc.yaml ? Apart of compatible values I barely see any difference between two of them. -- Best wishes, Vladimir