From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx08-00178001.pphosted.com (mx08-00178001.pphosted.com [91.207.212.93]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C5BF319C54F; Wed, 30 Apr 2025 07:25:16 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=91.207.212.93 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745997918; cv=none; b=fSMK0o5mzoLBcKL6pAQg9EP6IzcAX23vWWBHLS6d6z2IoaxaYflGCgCihM8Ch2Lt26W0cDTMkVGkW6xBmtaad9x55CaPIPN+sFVq6e8CSJK4l7dTidnq3xCNPSYT1HMlsLVSZwtIs+HqC+t8fp6BJ8xa+88nkKtjputbkHF3hg0= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745997918; c=relaxed/simple; bh=v4oU/GFL+y5QwYuePKkqsRtEJvSwh/W8RdF2iICMAJo=; h=Message-ID:Date:MIME-Version:Subject:To:CC:References:From: In-Reply-To:Content-Type; b=Yb7YUefwU+er0Zd8dUHQRzmoMfzRkUAvXwzADRW3z07kh2QbjUVAMZFLfotbI+sp4p/bEz70dQ22r4G2KsX6V973QsYz/2shBI2G0T/G86SfeORVMTKQ+XtvMutuEQ361G/sHwjO7FWxBPYCl1AgfE+V7XOzmi+ziGERINQC01Y= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com; spf=pass smtp.mailfrom=foss.st.com; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b=RsAXGOcv; arc=none smtp.client-ip=91.207.212.93 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=foss.st.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=foss.st.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=foss.st.com header.i=@foss.st.com header.b="RsAXGOcv" Received: from pps.filterd (m0369457.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 53TLZWv9026619; Wed, 30 Apr 2025 09:24:57 +0200 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=selector1; bh= mMNXiGVHT3EYByl9G4cAVqtYt7CJdPa0zfJuctou39g=; b=RsAXGOcvtG5MYhS+ rru5trvRuMubkIcK6u0oQXAofMrzyj79QTwYYJzzwbwVD9t6J+00aLFJH/PwdvA7 f9NJQmsyy6ucrBEmyMfKS77MfzUczatFemBIiDp+Weyk+MWeITViBTz+nX2rWvvN 4AUxvfFaTDS9CYsiqQJvtm68cFMk9tYPUCAmZydDLHhaXIdEzrhPrqyiNP/N/9rJ 4obxzM+9HQu+buVk/2MV32waJxAJjTUQunoDNaMlx99kzZ95CwCW5wmp0YV24NPT pzsS/kE4Hnoc4sXbRWsLf17Yico7FZfQHB4GD+IH8q3+dRxmCIINZtj/0Os04F+C 1iM8jQ== Received: from beta.dmz-ap.st.com (beta.dmz-ap.st.com [138.198.100.35]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 46b6tmsmeu-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 30 Apr 2025 09:24:57 +0200 (MEST) Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20]) by beta.dmz-ap.st.com (STMicroelectronics) with ESMTP id 597974004A; Wed, 30 Apr 2025 09:23:13 +0200 (CEST) Received: from Webmail-eu.st.com (shfdag1node1.st.com [10.75.129.69]) by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id 080D7A54117; Wed, 30 Apr 2025 09:21:51 +0200 (CEST) Received: from [10.48.86.79] (10.48.86.79) by SHFDAG1NODE1.st.com (10.75.129.69) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.39; Wed, 30 Apr 2025 09:21:50 +0200 Message-ID: Date: Wed, 30 Apr 2025 09:21:49 +0200 Precedence: bulk X-Mailing-List: linux-clk@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH 0/8] Support STM32h747i-disco board To: Dario Binacchi , CC: , Amelie Delaunay , Conor Dooley , David Jander , Krzysztof Kozlowski , =?UTF-8?Q?Leonard_G=C3=B6hrs?= , Marc Kleine-Budde , Marek Vasut , Maxime Coquelin , Michael Turquette , Oleksij Rempel , Roan van Dijk , Rob Herring , Russell King , Stephen Boyd , , , , References: <20250427074404.3278732-1-dario.binacchi@amarulasolutions.com> Content-Language: en-US From: Alexandre TORGUE In-Reply-To: <20250427074404.3278732-1-dario.binacchi@amarulasolutions.com> Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 7bit X-ClientProxiedBy: SHFCAS1NODE1.st.com (10.75.129.72) To SHFDAG1NODE1.st.com (10.75.129.69) X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.0.736,FMLib:17.12.80.40 definitions=2025-04-30_02,2025-04-24_02,2025-02-21_01 Hi Dario On 4/27/25 09:43, Dario Binacchi wrote: > The series adds support for STM32h747i-disco board > > The board includes an STM32H747XI SoC with the following resources: > - 2 Mbytes Flash > - 1 Mbyte SRAM > - LCD-TFT controller > - MIPI-DSI interface > - FD-CAN > - USB 2.0 high-speed/full-speed > - Ethernet MAC > - camera interface > > Detailed information can be found at: > https://www.st.com/en/evaluation-tools/stm32h747i-disco.html > > > Dario Binacchi (8): > ARM: dts: stm32h7-pinctrl: add _a suffix to u[s]art_pins phandles > dt-bindings: arm: stm32: add compatible for stm32h747i-disco board > ARM: stm32: add a new SoC - STM32H747 > clk: stm32h7: rename USART{7,8}_CK to UART{7,8}_CK > ARM: dts: stm32: add uart8 node for stm32h743 MCU > ARM: dts: stm32: add pin map for UART8 controller on stm32h743 > ARM: dts: stm32: add an extra pin map for USART1 on stm32h743 > ARM: dts: stm32: support STM32h747i-disco board > > .../devicetree/bindings/arm/stm32/stm32.yaml | 4 + > arch/arm/boot/dts/st/Makefile | 1 + > arch/arm/boot/dts/st/stm32h7-pinctrl.dtsi | 34 ++++- > arch/arm/boot/dts/st/stm32h743.dtsi | 8 ++ > arch/arm/boot/dts/st/stm32h743i-disco.dts | 2 +- > arch/arm/boot/dts/st/stm32h743i-eval.dts | 2 +- > arch/arm/boot/dts/st/stm32h747i-disco.dts | 136 ++++++++++++++++++ > arch/arm/boot/dts/st/stm32h750i-art-pi.dts | 6 +- > arch/arm/mach-stm32/board-dt.c | 1 + > include/dt-bindings/clock/stm32h7-clks.h | 4 +- > 10 files changed, 187 insertions(+), 11 deletions(-) > create mode 100644 arch/arm/boot/dts/st/stm32h747i-disco.dts > Series applied on stm32-next. I changed patch 4 commit title according to Krzysztof comment. Cheers Alex