From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Subject: Re: [PATCH V3 2/6] clk: tegra: add TEGRA30_CLK_NOR to init table To: Mirza Krak , , References: <1477576872-2665-1-git-send-email-mirza.krak@gmail.com> <1477576872-2665-3-git-send-email-mirza.krak@gmail.com> CC: , , , , , , , , , , , , From: Jon Hunter Message-ID: Date: Thu, 3 Nov 2016 13:45:55 +0000 MIME-Version: 1.0 In-Reply-To: <1477576872-2665-3-git-send-email-mirza.krak@gmail.com> Return-Path: jonathanh@nvidia.com Content-Type: text/plain; charset="windows-1252"; format=flowed List-ID: On 27/10/16 15:01, Mirza Krak wrote: > From: Mirza Krak > > Add TEGRA30_CLK_NOR to init table and set default rate to 127 MHz which > is max rate. > > The maximum rate value of 127 MHz is pulled from the downstream L4T > kernel. > > Signed-off-by: Mirza Krak > Tested-by: Marcel Ziswiler > Tested-on: Colibri T20/T30 on EvalBoard V3.x and GMI-Memory Board Acked-by: Jon Hunter Cheers Jon -- nvpublic