From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 5F3DBC7618A for ; Mon, 20 Mar 2023 02:41:34 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229697AbjCTCld (ORCPT ); Sun, 19 Mar 2023 22:41:33 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:59602 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229541AbjCTClc (ORCPT ); Sun, 19 Mar 2023 22:41:32 -0400 Received: from fd01.gateway.ufhost.com (fd01.gateway.ufhost.com [61.152.239.71]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 633C91F90F; Sun, 19 Mar 2023 19:41:25 -0700 (PDT) Received: from EXMBX166.cuchost.com (unknown [175.102.18.54]) (using TLSv1 with cipher DHE-RSA-AES256-SHA (256/256 bits)) (Client CN "EXMBX166", Issuer "EXMBX166" (not verified)) by fd01.gateway.ufhost.com (Postfix) with ESMTP id 485D424E2B0; Mon, 20 Mar 2023 10:41:13 +0800 (CST) Received: from EXMBX061.cuchost.com (172.16.6.61) by EXMBX166.cuchost.com (172.16.6.76) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Mon, 20 Mar 2023 10:41:13 +0800 Received: from [192.168.125.128] (183.27.97.64) by EXMBX061.cuchost.com (172.16.6.61) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Mon, 20 Mar 2023 10:41:12 +0800 Message-ID: Date: Mon, 20 Mar 2023 10:41:04 +0800 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:102.0) Gecko/20100101 Thunderbird/102.8.0 Subject: Re: [PATCH v2 1/6] dt-bindings: clock: Add StarFive JH7110 PLL clock generator To: Krzysztof Kozlowski CC: , , "Stephen Boyd" , Philipp Zabel , Conor Dooley , Emil Renner Berthing , Michael Turquette , Rob Herring , Paul Walmsley , Palmer Dabbelt , Albert Ou , Hal Feng , William Qiu , , References: <20230316030514.137427-1-xingyu.wu@starfivetech.com> <20230316030514.137427-2-xingyu.wu@starfivetech.com> <95b1f70d-b7ba-370f-12c4-bf7a518ffe3e@linaro.org> Content-Language: en-US From: Xingyu Wu In-Reply-To: <95b1f70d-b7ba-370f-12c4-bf7a518ffe3e@linaro.org> Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 7bit X-Originating-IP: [183.27.97.64] X-ClientProxiedBy: EXCAS066.cuchost.com (172.16.6.26) To EXMBX061.cuchost.com (172.16.6.61) X-YovoleRuleAgent: yovoleflag Precedence: bulk List-ID: X-Mailing-List: linux-clk@vger.kernel.org On 2023/3/19 20:25, Krzysztof Kozlowski wrote: > On 16/03/2023 04:05, Xingyu Wu wrote: >> Add bindings for the PLL clock generator on the JH7110 RISC-V SoC. >> >> Signed-off-by: Xingyu Wu > > >> + >> +examples: >> + - | >> + pllclk: pll-clock-controller { > > This should be just "clock-controller" (and drop the label). Will modify to "clock-controller" and drop the label. Thanks. > > With above > Reviewed-by: Krzysztof Kozlowski > Best regards, Xingyu Wu