From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.8]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 435DE35F8C4 for ; Thu, 12 Feb 2026 14:36:30 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=192.198.163.8 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770906992; cv=none; b=MbTrkyS+8fxPCRNA2DUoJdeGfUKwV9nxY1QbgiU0X0tKDfs+7Sf+vs/q0RahjEoFR6Quhz07cVD72yHknGC5lYv4Md+/pEWD561BYLs3SnpKhWYZSr3bHGtnY6YNoS+WhkYfC+oCddlLpawyZAKCn4EeuEAl+FUgwLIMdrGlujo= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1770906992; c=relaxed/simple; bh=0m37CRwwZPmV5NCGPuIvXC/LT6TVulJkCF0YFT2LWH0=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=u9iM6E/JzPAAk1L5alAJQ82Edq7s8dP+Xa1FUM+0LvXZ3HD5MMtfdP/byAu6IPRA9mvpdR6i9dC3+0OettWB1zKxkdXbYYeJDZfH5lsv2nKtN3T8H6QxrmeoLEn4FSZJtIeCRmP94Uxjfy7KkbUcA55IryKMbMYX1kce5fDC7Kk= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=Hf6cszlB; arc=none smtp.client-ip=192.198.163.8 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="Hf6cszlB" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1770906990; x=1802442990; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=0m37CRwwZPmV5NCGPuIvXC/LT6TVulJkCF0YFT2LWH0=; b=Hf6cszlBBxemAZvVtouRSrOstX1+yyelOeKlE2L5FEjcZfRTMu8hCipz RcvvCVNgDTBF6wC3uAIuQ8ZA54W32dxzZmyeo5bkJnpfSwReqMWOhQNjJ u3RTMXTQ+dW9sNyatAqTDR+/XBOEtkUcGOIsHc1ssGmCSlkMYrly2JLlN GOpRiCUK7OAnY+OhYUYavRSv+SIX7XP6OwlqfepVHZh8dUVgRWXOFP+Cp 5m2JTfv4JGSOyPOYyOFj6Cm55A2tyAiSZFJkYg9x5e2VWzZgcaxctYutv Kog5/vyJ09xJAl5Bb0Py8ZtkqUnMDamQzBTbavr3TeCwTNwRt9EI6gnCt Q==; X-CSE-ConnectionGUID: ec/Es+gWQmyYji6BftMHUg== X-CSE-MsgGUID: wQv3PL/TR5WKXc44P9IC3w== X-IronPort-AV: E=McAfee;i="6800,10657,11699"; a="89662907" X-IronPort-AV: E=Sophos;i="6.21,286,1763452800"; d="scan'208";a="89662907" Received: from fmviesa006.fm.intel.com ([10.60.135.146]) by fmvoesa102.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 12 Feb 2026 06:36:29 -0800 X-CSE-ConnectionGUID: 3B3hCkM0QLCNtccmVjOzNw== X-CSE-MsgGUID: 4AGnhojIS16x9ZuiydG5dA== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.21,286,1763452800"; d="scan'208";a="211428296" Received: from 984fee019967.jf.intel.com ([10.23.153.244]) by fmviesa006-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 12 Feb 2026 06:36:29 -0800 From: Chao Gao To: linux-coco@lists.linux.dev, linux-kernel@vger.kernel.org, kvm@vger.kernel.org, x86@kernel.org Cc: reinette.chatre@intel.com, ira.weiny@intel.com, kai.huang@intel.com, dan.j.williams@intel.com, yilun.xu@linux.intel.com, sagis@google.com, vannapurve@google.com, paulmck@kernel.org, nik.borisov@suse.com, zhenzhong.duan@intel.com, seanjc@google.com, rick.p.edgecombe@intel.com, kas@kernel.org, dave.hansen@linux.intel.com, vishal.l.verma@intel.com, binbin.wu@linux.intel.com, tony.lindgren@linux.intel.com, Chao Gao , Thomas Gleixner , Ingo Molnar , Borislav Petkov , "H. Peter Anvin" Subject: [PATCH v4 20/24] x86/virt/tdx: Enable TDX Module runtime updates Date: Thu, 12 Feb 2026 06:35:23 -0800 Message-ID: <20260212143606.534586-21-chao.gao@intel.com> X-Mailer: git-send-email 2.47.3 In-Reply-To: <20260212143606.534586-1-chao.gao@intel.com> References: <20260212143606.534586-1-chao.gao@intel.com> Precedence: bulk X-Mailing-List: linux-coco@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit All pieces of TDX Module runtime updates are in place. Enable it if it is supported. Signed-off-by: Chao Gao Reviewed-by: Xu Yilun Reviewed-by: Tony Lindgren --- v4: - s/BIT/BIT_ULL [Tony] --- arch/x86/include/asm/tdx.h | 5 ++++- arch/x86/virt/vmx/tdx/tdx.h | 3 --- 2 files changed, 4 insertions(+), 4 deletions(-) diff --git a/arch/x86/include/asm/tdx.h b/arch/x86/include/asm/tdx.h index ffadbf64d0c1..ad62a7be0443 100644 --- a/arch/x86/include/asm/tdx.h +++ b/arch/x86/include/asm/tdx.h @@ -32,6 +32,9 @@ #define TDX_SUCCESS 0ULL #define TDX_RND_NO_ENTROPY 0x8000020300000000ULL +/* Bit definitions of TDX_FEATURES0 metadata field */ +#define TDX_FEATURES0_TD_PRESERVING BIT_ULL(1) +#define TDX_FEATURES0_NO_RBP_MOD BIT_ULL(18) #ifndef __ASSEMBLER__ #include @@ -105,7 +108,7 @@ const struct tdx_sys_info *tdx_get_sysinfo(void); static inline bool tdx_supports_runtime_update(const struct tdx_sys_info *sysinfo) { - return false; /* To be enabled when kernel is ready */ + return sysinfo->features.tdx_features0 & TDX_FEATURES0_TD_PRESERVING; } int tdx_guest_keyid_alloc(void); diff --git a/arch/x86/virt/vmx/tdx/tdx.h b/arch/x86/virt/vmx/tdx/tdx.h index d1807a476d3b..749f4d74cb2c 100644 --- a/arch/x86/virt/vmx/tdx/tdx.h +++ b/arch/x86/virt/vmx/tdx/tdx.h @@ -88,9 +88,6 @@ struct tdmr_info { DECLARE_FLEX_ARRAY(struct tdmr_reserved_area, reserved_areas); } __packed __aligned(TDMR_INFO_ALIGNMENT); -/* Bit definitions of TDX_FEATURES0 metadata field */ -#define TDX_FEATURES0_NO_RBP_MOD BIT(18) - /* * Do not put any hardware-defined TDX structure representations below * this comment! -- 2.47.3