From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from us-smtp-delivery-124.mimecast.com (us-smtp-delivery-124.mimecast.com [170.10.133.124]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E34C3287268 for ; Thu, 21 May 2026 00:59:04 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=170.10.133.124 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779325146; cv=none; b=pXgmcQlWtLkX0Sguijp2MZsCknh2wLIHLk3o4WFRXN4xI6EPFoDp5NB3WclaT9DN7aCYHCMLNysC2LBooBL+27j60Hmo9VVgDKbGFHoS3R3P9G31rkfjiHUDNMyFU+MBXYQQTXaChy0WmTGQ6qOXfZgd1/2zwSJV5G3Aj3hXL4k= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1779325146; c=relaxed/simple; bh=jQVcEz6If3VJhslkkkaqlcEh1bxAzmMcOa3WQaKRwPI=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=YM2cFMl3HYQR/drWCP1swK/w3gpCsEOst+KbDGz0nKEdlo7Egsu8BVYWMsnSJTS0qZiOv3KzAcabEpP6eT65FyVruA+FxAdFwLeFCJcqGViLTPA7ZkpiLwscvZQT8CnTcuf39ywtmuEazcxn5MLQmgYKYh4cDyiXdpnJq+0lPXo= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=redhat.com; spf=pass smtp.mailfrom=redhat.com; dkim=pass (1024-bit key) header.d=redhat.com header.i=@redhat.com header.b=H36VDI6s; arc=none smtp.client-ip=170.10.133.124 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=redhat.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=redhat.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=redhat.com header.i=@redhat.com header.b="H36VDI6s" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com; s=mimecast20190719; t=1779325144; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=esITWrykl3jmF+42dffE0BRU5vQF9ekvEW6cQfDO2lo=; b=H36VDI6s30dcKAamzKdEj/hDep40IXBOJfXNBgaw36e/0nlFRmO+2MIsJfdEUrpgn/jIkk rRJSlRXeGA08giWg3v5N4aGmyMCUtLtdhsdtfleCqTTyEN1vTYyPMIdqAdalhnk+aLOKu5 VZfQ31XXuILwhYiw2/DrP3sUCyhTNHE= Received: from mail-pg1-f200.google.com (mail-pg1-f200.google.com [209.85.215.200]) by relay.mimecast.com with ESMTP with STARTTLS (version=TLSv1.3, cipher=TLS_AES_256_GCM_SHA384) id us-mta-434-mu3ConQvNBOh497DOMbPtw-1; Wed, 20 May 2026 20:59:01 -0400 X-MC-Unique: mu3ConQvNBOh497DOMbPtw-1 X-Mimecast-MFC-AGG-ID: mu3ConQvNBOh497DOMbPtw_1779325140 Received: by mail-pg1-f200.google.com with SMTP id 41be03b00d2f7-c823549b1fcso9555843a12.0 for ; Wed, 20 May 2026 17:59:01 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1779325140; x=1779929940; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :x-gm-gg:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=esITWrykl3jmF+42dffE0BRU5vQF9ekvEW6cQfDO2lo=; b=YeU7AR9+IvY19Vaary2+yGb03iB9b0JuXXftecCGlHLVUsx1OruEFbKWpM76sfepaJ PcC/QEg9YQOOOW1bX1JmhEShbg6CDh8uh6k8P5rOLDNCfkt3W0lZPsooBKo2Ela6uC3D PgDTcGmBAaQkNb8IQpbp7XfbneKESgkOJ8SLKtEpkEEmeZg14R+XDOkxV2Ic4jOkIdWQ 2ef68+VvWSfElDxA2J6v/hazcUGxwwE0NPdUP4pUGbZqWc73xbsa4HDHxvwY4aa+Eim+ cU0359CAZxIgSUW+YB+Kqf+q999E6dyDIo0a2qsD4ZUH3VsSFF5ZOq8FAbp68ewM8dyY LjDQ== X-Forwarded-Encrypted: i=1; AFNElJ8spTFCBmgLt0SDvDdLBZTO9cf+0l/QrYXg8E4s8dbQvCBYIj6fiNVNPS38wr9xcIqJhV1w1Sq/JaqX@lists.linux.dev X-Gm-Message-State: AOJu0YxngAjuyerUBOKO3kPseMpvflb6kPvTxfwr0SugGXYAMCei5m2a 33lDEhZuuxAOZtNlHoKsqUv8l8Sn0FVwK9lb5pfcrQofSTXqWflSWRxVtvCwmM+CVblnJO36ebT ors+ISLv/aYPDJ+D+EtrxdX5uwV8cy4j/sZjgaTVyxbN+SqgruzBxiOShY5wzx7o= X-Gm-Gg: Acq92OH3hPP4E9bBHdqryCabMHoEEtHbKxmPQWbc1qNABZjRoq6hV8+ZsWW/SqUkMJU XnMhZfz/19ZG0YnK/sRVo/BnyXmay/swA1aurjLYRvMBivPJtQ4/iDNeZu27Pc/7RAoqo7ixZvl RGTUra6YVubi7dfEpwTRQ6IhdZOsYhLmLu0FkfgHM16zrAurTG5wX1dEremCy8F/OQOO7DuU44N sj8sQoQZ7hRW2HF3Vps9jVtiwQkrMTZlMJF28WvUHHcbrlY7Qvm3aeQX3iil1wlUpWg/8MKC3r+ b3Y8mSuPoeYU6ENwR4ZXJEOqRsmumNRDo28rvfn+ETD4hF4+EjBJy3Rr+U7BbL8TKDAHCFU2ngA GSoT2QmJ9vHbs4pmugQRP4fr9UaQnG6L7kAY47lF2oAryN1MtY8xPmj/IFoW0BF8f X-Received: by 2002:a05:6a20:2446:b0:3b2:846d:f388 with SMTP id adf61e73a8af0-3b308856ee0mr683744637.45.1779325140365; Wed, 20 May 2026 17:59:00 -0700 (PDT) X-Received: by 2002:a05:6a20:2446:b0:3b2:846d:f388 with SMTP id adf61e73a8af0-3b308856ee0mr683702637.45.1779325139846; Wed, 20 May 2026 17:58:59 -0700 (PDT) Received: from [192.168.68.51] (n175-34-8-244.mrk21.qld.optusnet.com.au. [175.34.8.244]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-c82bb121ccasm20453467a12.29.2026.05.20.17.58.50 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Wed, 20 May 2026 17:58:59 -0700 (PDT) Message-ID: <2ad282da-88fd-49ab-8145-964ff298ca83@redhat.com> Date: Thu, 21 May 2026 10:58:48 +1000 Precedence: bulk X-Mailing-List: linux-coco@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v14 08/44] arm64: RMI: Ensure that the RMM has GPT entries for memory To: Steven Price , kvm@vger.kernel.org, kvmarm@lists.linux.dev Cc: Catalin Marinas , Marc Zyngier , Will Deacon , James Morse , Oliver Upton , Suzuki K Poulose , Zenghui Yu , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Joey Gouly , Alexandru Elisei , Christoffer Dall , Fuad Tabba , linux-coco@lists.linux.dev, Ganapatrao Kulkarni , Shanker Donthineni , Alper Gun , "Aneesh Kumar K . V" , Emi Kisanuki , Vishal Annapurve , WeiLin.Chang@arm.com, Lorenzo.Pieralisi2@arm.com References: <20260513131757.116630-1-steven.price@arm.com> <20260513131757.116630-9-steven.price@arm.com> From: Gavin Shan In-Reply-To: <20260513131757.116630-9-steven.price@arm.com> X-Mimecast-Spam-Score: 0 X-Mimecast-MFC-PROC-ID: YCFMQGdmBuxG5Q0Z0cslkut3s43zQjCTeTgAqUQg9XE_1779325140 X-Mimecast-Originator: redhat.com Content-Language: en-US Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit Hi Steven, On 5/13/26 11:17 PM, Steven Price wrote: > The RMM maintains the state of all the granules in the system to make > sure that the host is abiding by the rules. This state can be maintained > at different granularity, per page (TRACKING_FINE) or per region > (TRACKING_COARSE). The region size depends on the underlying > "RMI_GRANULE_SIZE". For a "coarse" region all pages in the region must > be of the same state, this implies we need to have "fine" tracking for > DRAM, so that we can delegated individual pages. > > For now we only support a statically carved out memory for tracking > granules for the "fine" regions. This can be extended in the future to > allow modifying the tracking granularity and remove the need for a > static allocation. > > Similarly, the firmware may create L0 GPT entries describing the total > address space. But if we change the "PAS" (Physical Address Space) of a > granule then the firmware may need to create L1 tables to track the PAS > at a finer granularity. > > Note: support is currently missing for SROs which means that if the RMM > needs memory donating this will fail (and render CCA unusable in Linux). > This effectively means that the L1 GPT tables must be created before > Linux starts. > > Signed-off-by: Steven Price > --- > Changes since v13: > * Moved out of KVM > --- > arch/arm64/include/asm/rmi_cmds.h | 2 + > arch/arm64/kernel/rmi.c | 103 ++++++++++++++++++++++++++++++ > 2 files changed, 105 insertions(+) > > diff --git a/arch/arm64/include/asm/rmi_cmds.h b/arch/arm64/include/asm/rmi_cmds.h > index 9179934925c5..9078a2920a7c 100644 > --- a/arch/arm64/include/asm/rmi_cmds.h > +++ b/arch/arm64/include/asm/rmi_cmds.h > @@ -33,6 +33,8 @@ struct rmi_sro_state { > } while (RMI_RETURN_STATUS(res.a0) == RMI_BUSY || \ > RMI_RETURN_STATUS(res.a0) == RMI_BLOCKED) > > +bool rmi_is_available(void); > + > unsigned long rmi_sro_execute(struct rmi_sro_state *sro, gfp_t gfp); > void rmi_sro_free(struct rmi_sro_state *sro); > > diff --git a/arch/arm64/kernel/rmi.c b/arch/arm64/kernel/rmi.c > index a14ead5dedda..52a415e99500 100644 > --- a/arch/arm64/kernel/rmi.c > +++ b/arch/arm64/kernel/rmi.c > @@ -7,6 +7,8 @@ > > #include > > +static bool arm64_rmi_is_available; > + > unsigned long rmm_feat_reg0; > unsigned long rmm_feat_reg1; > > @@ -88,6 +90,102 @@ static int rmi_configure(void) > return 0; > } > > +/* > + * For now we set the tracking_region_size to 0 for RMI_RMM_CONFIG_SET(). > + * TODO: Support other tracking sizes (via Kconfig option). > + */ > +#ifdef CONFIG_PAGE_SIZE_4KB > +#define RMM_GRANULE_TRACKING_SIZE SZ_1G > +#elif defined(CONFIG_PAGE_SIZE_16KB) > +#define RMM_GRANULE_TRACKING_SIZE SZ_32M > +#elif defined(CONFIG_PAGE_SIZE_64KB) > +#define RMM_GRANULE_TRACKING_SIZE SZ_512M > +#endif > + RMM_GRANULE_TRACKING_SIZE is never used in this series. > +/* > + * Make sure the area is tracked by RMM at FINE granularity. > + * We do not support changing the tracking yet. > + */ > +static int rmi_verify_memory_tracking(phys_addr_t start, phys_addr_t end) > +{ > + while (start < end) { > + unsigned long ret, category, state, next; > + > + ret = rmi_granule_tracking_get(start, end, &category, &state, &next); > + if (ret != RMI_SUCCESS || > + state != RMI_TRACKING_FINE || > + category != RMI_MEM_CATEGORY_CONVENTIONAL) { > + /* TODO: Set granule tracking in this case */ > + pr_err("Granule tracking for region isn't fine/conventional: %llx", > + start); > + return -ENODEV; > + } > + start = next; > + } > + > + return 0; > +} > + > +static unsigned long rmi_l0gpt_size(void) > +{ > + return 1UL << (30 + FIELD_GET(RMI_FEATURE_REGISTER_1_L0GPTSZ, > + rmm_feat_reg1)); > +} > + rmi_l0gpt_size() is only used by rmi_create_gpts(), its logic can be combined to that function. > +static int rmi_create_gpts(phys_addr_t start, phys_addr_t end) > +{ > + unsigned long l0gpt_sz = rmi_l0gpt_size(); > + > + start = ALIGN_DOWN(start, l0gpt_sz); > + end = ALIGN(end, l0gpt_sz); > + > + while (start < end) { > + int ret = rmi_gpt_l1_create(start); > + > + /* > + * Make sure the L1 GPT tables are created for the region. > + * RMI_ERROR_GPT indicates the L1 table already exists. > + */ > + if (ret && ret != RMI_ERROR_GPT) { > + /* > + * FIXME: Handle SRO so that memory can be donated for > + * the tables. > + */ > + pr_err("GPT Level1 table missing for %llx\n", start); > + return -ENOMEM; > + } > + start += l0gpt_sz; > + } > + > + return 0; > +} > + > +static int rmi_init_metadata(void) > +{ > + phys_addr_t start, end; > + const struct memblock_region *r; > + > + for_each_mem_region(r) { > + int ret; > + > + start = memblock_region_memory_base_pfn(r) << PAGE_SHIFT; > + end = memblock_region_memory_end_pfn(r) << PAGE_SHIFT; > + ret = rmi_verify_memory_tracking(start, end); > + if (ret) > + return ret; > + ret = rmi_create_gpts(start, end); > + if (ret) > + return ret; > + } > + > + return 0; > +} > + > +bool rmi_is_available(void) > +{ > + return arm64_rmi_is_available; > +} > + > static int __init arm64_init_rmi(void) > { > /* Continue without realm support if we can't agree on a version */ > @@ -101,6 +199,11 @@ static int __init arm64_init_rmi(void) > > if (rmi_configure()) > return 0; > + if (rmi_init_metadata()) > + return 0; > + > + arm64_rmi_is_available = true; > + pr_info("RMI configured"); > > return 0; > } Thanks, Gavin