[PATCH net-next v1 00/10] Add Marvell CPT CN10KB/CN10KA B0 support

Srujana Challa
2023-12-11T07:19:34Z

Marvell OcteonTX2's next gen platform CN10KB/CN10KA B0
introduced changes in CPT SG input format(SGv2) to make
it compatibile with NIX SG input format, to support inline
IPsec in SG mode.

This patchset modifies the octeontx2 CPT driver code to
support SGv2 format for CN10KB/CN10KA B0. And also adds
code to configure newly introduced HW registers.
This patchset also implements SW workaround for couple of
HW erratas.

v1:
- Fixed sparse errors reported by kernel test robot.

Nithin Dabilpuram (2):
crypto/octeontx2: register error interrupts for inline cptlf
crypto: octeontx2: support setting ctx ilen for inline CPT LF

Srujana Challa (8):
crypto: octeontx2: remove CPT block reset
:crypto: octeontx2: add SGv2 support for CN10KB or CN10KA B0
crypto: octeontx2: add devlink option to set max_rxc_icb_cnt
crypto: octeontx2: add devlink option to set t106 mode
crypto: octeontx2: remove errata workaround for CN10KB or CN10KA B0
chip.
crypto: octeontx2: add LF reset on queue disable
octeontx2-af: update CPT inbound inline IPsec mailbox
crypto: octeontx2: add ctx_val workaround

Documentation/crypto/device_drivers/index.rst | 9 +
.../crypto/device_drivers/octeontx2.rst | 29 ++
Documentation/crypto/index.rst | 1 +
drivers/crypto/marvell/octeontx2/cn10k_cpt.c | 89 +++++-
drivers/crypto/marvell/octeontx2/cn10k_cpt.h | 27 ++
.../marvell/octeontx2/otx2_cpt_common.h | 68 +++-
.../marvell/octeontx2/otx2_cpt_devlink.c | 89 +++++-
.../marvell/octeontx2/otx2_cpt_hw_types.h | 9 +-
.../marvell/octeontx2/otx2_cpt_mbox_common.c | 26 ++
.../marvell/octeontx2/otx2_cpt_reqmgr.h | 295 ++++++++++++++++++
drivers/crypto/marvell/octeontx2/otx2_cptlf.c | 133 +++++---
drivers/crypto/marvell/octeontx2/otx2_cptlf.h | 104 ++++--
drivers/crypto/marvell/octeontx2/otx2_cptpf.h | 4 +
.../marvell/octeontx2/otx2_cptpf_main.c | 76 ++---
.../marvell/octeontx2/otx2_cptpf_mbox.c | 82 ++++-
.../marvell/octeontx2/otx2_cptpf_ucode.c | 49 +--
.../marvell/octeontx2/otx2_cptpf_ucode.h | 3 +-
drivers/crypto/marvell/octeontx2/otx2_cptvf.h | 2 +
.../marvell/octeontx2/otx2_cptvf_algs.c | 31 ++
.../marvell/octeontx2/otx2_cptvf_algs.h | 5 +
.../marvell/octeontx2/otx2_cptvf_main.c | 25 +-
.../marvell/octeontx2/otx2_cptvf_mbox.c | 28 ++
.../marvell/octeontx2/otx2_cptvf_reqmgr.c | 162 +---------
.../net/ethernet/marvell/octeontx2/af/rvu.h | 20 ++
.../ethernet/marvell/octeontx2/af/rvu_cpt.c | 14 +
.../ethernet/marvell/octeontx2/af/rvu_reg.h | 1 +
26 files changed, 1076 insertions(+), 305 deletions(-)
create mode 100644 Documentation/crypto/device_drivers/index.rst
create mode 100644 Documentation/crypto/device_drivers/octeontx2.rst

--
2.25.1