* [PATCH v3 1/5] dt-bindings : Document the STM32F4 CRC32 binding [not found] <cover.1495463449.git.cosardindar@gmail.com> @ 2017-05-22 14:34 ` Cosar Dindar [not found] ` <cover.1495463449.git.cosardindar-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org> 1 sibling, 0 replies; 4+ messages in thread From: Cosar Dindar @ 2017-05-22 14:34 UTC (permalink / raw) To: herbert Cc: davem, mcoquelin.stm32, alexandre.torgue, fabien.dessenne, weiyongjun1, linux-crypto, linux-arm-kernel, linux-kernel, Cosar Dindar Add device tree binding for STM32F4. Signed-off-by: Cosar Dindar <cosardindar@gmail.com> --- Documentation/devicetree/bindings/crypto/st,stm32-crc.txt | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/Documentation/devicetree/bindings/crypto/st,stm32-crc.txt b/Documentation/devicetree/bindings/crypto/st,stm32-crc.txt index 3ba92a5..7b30f1e 100644 --- a/Documentation/devicetree/bindings/crypto/st,stm32-crc.txt +++ b/Documentation/devicetree/bindings/crypto/st,stm32-crc.txt @@ -1,7 +1,7 @@ * STMicroelectronics STM32 CRC Required properties: -- compatible: Should be "st,stm32f7-crc". +- compatible: Can be either "st,stm32f7-crc" or "st,srm32f4-crc". - reg: The address and length of the peripheral registers space - clocks: The input clock of the CRC instance @@ -10,7 +10,7 @@ Optional properties: none Example: crc: crc@40023000 { - compatible = "st,stm32f7-crc"; + compatible = "st,stm32f7-crc", "st,stm32f4-crc"; reg = <0x40023000 0x400>; clocks = <&rcc 0 12>; }; -- 2.7.4 ^ permalink raw reply related [flat|nested] 4+ messages in thread
[parent not found: <cover.1495463449.git.cosardindar-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>]
* [PATCH v3 2/5] crypto : stm32 - Add STM32F4 CRC32 support [not found] ` <cover.1495463449.git.cosardindar-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org> @ 2017-05-22 14:34 ` Cosar Dindar [not found] ` <3c520bbef98c630ca7de609f8ec27405e2ac07d4.1495463449.git.cosardindar-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org> 0 siblings, 1 reply; 4+ messages in thread From: Cosar Dindar @ 2017-05-22 14:34 UTC (permalink / raw) To: herbert-lOAM2aK0SrRLBo1qDEOMRrpzq4S04n8Q Cc: davem-fT/PcQaiUtIeIZ0/mPfg9Q, robh+dt-DgEjT+Ai2ygdnm+yROfE0A, mark.rutland-5wv7dgnIgG8, mcoquelin.stm32-Re5JQEeQqe8AvxtiuMwx3w, alexandre.torgue-qxv4g6HH51o, linux-crypto-u79uwXL29TY76Z2rM5mHXA, devicetree-u79uwXL29TY76Z2rM5mHXA, linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r, linux-kernel-u79uwXL29TY76Z2rM5mHXA, fabien.dessenne-qxv4g6HH51o, Cosar Dindar This patch adds CRC (CRC32 Crypto) support for STM32F4 series. As an hardware limitation polynomial and key setting are not supported. They are fixed as 0x4C11DB7 (poly) and 0xFFFFFFFF (key). CRC32C Castagnoli algorithm is not used. Signed-off-by: Cosar Dindar <cosardindar-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org> --- drivers/crypto/stm32/stm32_crc32.c | 68 ++++++++++++++++++++++++++++++++------ 1 file changed, 58 insertions(+), 10 deletions(-) diff --git a/drivers/crypto/stm32/stm32_crc32.c b/drivers/crypto/stm32/stm32_crc32.c index ec83b1e..12fbd98 100644 --- a/drivers/crypto/stm32/stm32_crc32.c +++ b/drivers/crypto/stm32/stm32_crc32.c @@ -7,6 +7,7 @@ #include <linux/bitrev.h> #include <linux/clk.h> #include <linux/module.h> +#include <linux/of.h> #include <linux/platform_device.h> #include <crypto/internal/hash.h> @@ -39,6 +40,9 @@ struct stm32_crc { struct clk *clk; u8 pending_data[sizeof(u32)]; size_t nb_pending_bytes; + bool key_support; + bool poly_support; + bool reverse_support; }; struct stm32_crc_list { @@ -106,13 +110,31 @@ static int stm32_crc_init(struct shash_desc *desc) } spin_unlock_bh(&crc_list.lock); - /* Reset, set key, poly and configure in bit reverse mode */ - writel(bitrev32(mctx->key), ctx->crc->regs + CRC_INIT); - writel(bitrev32(mctx->poly), ctx->crc->regs + CRC_POL); - writel(CRC_CR_RESET | CRC_CR_REVERSE, ctx->crc->regs + CRC_CR); + /* set key */ + if (ctx->crc->key_support) { + writel(bitrev32(mctx->key), ctx->crc->regs + CRC_INIT); + } else if (mctx->key != CRC_INIT_DEFAULT) { + dev_err(ctx->crc->dev, "Unsupported key value! Should be: 0x%x\n", + CRC_INIT_DEFAULT); + return -EINVAL; + } + + /* set poly */ + if (ctx->crc->poly_support) + writel(bitrev32(mctx->poly), ctx->crc->regs + CRC_POL); + + /* reset and configure in bit reverse mode if supported */ + if (ctx->crc->reverse_support) + writel(CRC_CR_RESET | CRC_CR_REVERSE, ctx->crc->regs + CRC_CR); + else + writel(CRC_CR_RESET, ctx->crc->regs + CRC_CR); + + /* store partial result */ + if (!ctx->crc->reverse_support) + ctx->partial = bitrev32(readl(crc->regs + CRC_DR)); + else + ctx->partial = readl(ctx->crc->regs + CRC_DR); - /* Store partial result */ - ctx->partial = readl(ctx->crc->regs + CRC_DR); ctx->crc->nb_pending_bytes = 0; return 0; @@ -135,7 +157,12 @@ static int stm32_crc_update(struct shash_desc *desc, const u8 *d8, if (crc->nb_pending_bytes == sizeof(u32)) { /* Process completed pending data */ - writel(*(u32 *)crc->pending_data, crc->regs + CRC_DR); + if (!ctx->crc->reverse_support) + writel(bitrev32(*(u32 *)crc->pending_data), + crc->regs + CRC_DR); + else + writel(*(u32 *)crc->pending_data, + crc->regs + CRC_DR); crc->nb_pending_bytes = 0; } } @@ -143,10 +170,16 @@ static int stm32_crc_update(struct shash_desc *desc, const u8 *d8, d32 = (u32 *)d8; for (i = 0; i < length >> 2; i++) /* Process 32 bits data */ - writel(*(d32++), crc->regs + CRC_DR); + if (!ctx->crc->reverse_support) + writel(bitrev32(*(d32++)), crc->regs + CRC_DR); + else + writel(*(d32++), crc->regs + CRC_DR); /* Store partial result */ - ctx->partial = readl(crc->regs + CRC_DR); + if (!ctx->crc->reverse_support) + ctx->partial = bitrev32(readl(crc->regs + CRC_DR)); + else + ctx->partial = readl(crc->regs + CRC_DR); /* Check for pending data (non 32 bits) */ length &= 3; @@ -243,6 +276,7 @@ static int stm32_crc_probe(struct platform_device *pdev) struct stm32_crc *crc; struct resource *res; int ret; + int algs_size; crc = devm_kzalloc(dev, sizeof(*crc), GFP_KERNEL); if (!crc) @@ -269,13 +303,26 @@ static int stm32_crc_probe(struct platform_device *pdev) return ret; } + /* set key, poly and reverse support if device is of F7 series */ + if (of_device_is_compatible(crc->dev->of_node, "st,stm32f7-crc")) { + crc->key_support = true; + crc->poly_support = true; + crc->reverse_support = true; + } + platform_set_drvdata(pdev, crc); spin_lock(&crc_list.lock); list_add(&crc->list, &crc_list.dev_list); spin_unlock(&crc_list.lock); - ret = crypto_register_shashes(algs, ARRAY_SIZE(algs)); + /* For F4 series only CRC32 algorithm will be used */ + if (of_device_is_compatible(crc->dev->of_node, "st,stm32f4-crc")) + algs_size = 1; + else + algs_size = ARRAY_SIZE(algs); + + ret = crypto_register_shashes(algs, algs_size); if (ret) { dev_err(dev, "Failed to register\n"); clk_disable_unprepare(crc->clk); @@ -304,6 +351,7 @@ static int stm32_crc_remove(struct platform_device *pdev) static const struct of_device_id stm32_dt_ids[] = { { .compatible = "st,stm32f7-crc", }, + { .compatible = "st,stm32f4-crc", }, {}, }; MODULE_DEVICE_TABLE(of, stm32_dt_ids); -- 2.7.4 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org More majordomo info at http://vger.kernel.org/majordomo-info.html ^ permalink raw reply related [flat|nested] 4+ messages in thread
[parent not found: <3c520bbef98c630ca7de609f8ec27405e2ac07d4.1495463449.git.cosardindar-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>]
* Re: [PATCH v3 2/5] crypto : stm32 - Add STM32F4 CRC32 support [not found] ` <3c520bbef98c630ca7de609f8ec27405e2ac07d4.1495463449.git.cosardindar-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org> @ 2017-05-29 7:56 ` Fabien DESSENNE 2017-06-02 13:56 ` Cosar Dindar 0 siblings, 1 reply; 4+ messages in thread From: Fabien DESSENNE @ 2017-05-29 7:56 UTC (permalink / raw) To: Cosar Dindar, herbert-lOAM2aK0SrRLBo1qDEOMRrpzq4S04n8Q@public.gmane.org Cc: davem-fT/PcQaiUtIeIZ0/mPfg9Q@public.gmane.org, robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org, mark.rutland-5wv7dgnIgG8@public.gmane.org, mcoquelin.stm32-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org, Alexandre TORGUE, linux-crypto-u79uwXL29TY76Z2rM5mHXA@public.gmane.org, devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org, linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org, linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org [-- Warning: decoded text below may be mangled, UTF-8 assumed --] [-- Attachment #1: Type: text/plain; charset="utf-8", Size: 5558 bytes --] Hi Cosar, Thank you for the patch On 22/05/17 16:34, Cosar Dindar wrote: > This patch adds CRC (CRC32 Crypto) support for STM32F4 series. > > As an hardware limitation polynomial and key setting are not supported. > They are fixed as 0x4C11DB7 (poly) and 0xFFFFFFFF (key). > CRC32C Castagnoli algorithm is not used. > > Signed-off-by: Cosar Dindar <cosardindar@gmail.com> > --- > drivers/crypto/stm32/stm32_crc32.c | 68 ++++++++++++++++++++++++++++++++------ > 1 file changed, 58 insertions(+), 10 deletions(-) > > diff --git a/drivers/crypto/stm32/stm32_crc32.c b/drivers/crypto/stm32/stm32_crc32.c > index ec83b1e..12fbd98 100644 > --- a/drivers/crypto/stm32/stm32_crc32.c > +++ b/drivers/crypto/stm32/stm32_crc32.c > @@ -7,6 +7,7 @@ > #include <linux/bitrev.h> > #include <linux/clk.h> > #include <linux/module.h> > +#include <linux/of.h> > #include <linux/platform_device.h> > > #include <crypto/internal/hash.h> > @@ -39,6 +40,9 @@ struct stm32_crc { > struct clk *clk; > u8 pending_data[sizeof(u32)]; > size_t nb_pending_bytes; > + bool key_support; > + bool poly_support; > + bool reverse_support; > }; > > struct stm32_crc_list { > @@ -106,13 +110,31 @@ static int stm32_crc_init(struct shash_desc *desc) > } > spin_unlock_bh(&crc_list.lock); > > - /* Reset, set key, poly and configure in bit reverse mode */ > - writel(bitrev32(mctx->key), ctx->crc->regs + CRC_INIT); > - writel(bitrev32(mctx->poly), ctx->crc->regs + CRC_POL); > - writel(CRC_CR_RESET | CRC_CR_REVERSE, ctx->crc->regs + CRC_CR); > + /* set key */ > + if (ctx->crc->key_support) { > + writel(bitrev32(mctx->key), ctx->crc->regs + CRC_INIT); > + } else if (mctx->key != CRC_INIT_DEFAULT) { > + dev_err(ctx->crc->dev, "Unsupported key value! Should be: 0x%x\n", > + CRC_INIT_DEFAULT); > + return -EINVAL; > + } > + > + /* set poly */ > + if (ctx->crc->poly_support) > + writel(bitrev32(mctx->poly), ctx->crc->regs + CRC_POL); > + > + /* reset and configure in bit reverse mode if supported */ > + if (ctx->crc->reverse_support) > + writel(CRC_CR_RESET | CRC_CR_REVERSE, ctx->crc->regs + CRC_CR); > + else > + writel(CRC_CR_RESET, ctx->crc->regs + CRC_CR); > + > + /* store partial result */ > + if (!ctx->crc->reverse_support) > + ctx->partial = bitrev32(readl(crc->regs + CRC_DR)); > + else > + ctx->partial = readl(ctx->crc->regs + CRC_DR); > > - /* Store partial result */ > - ctx->partial = readl(ctx->crc->regs + CRC_DR); > ctx->crc->nb_pending_bytes = 0; > > return 0; > @@ -135,7 +157,12 @@ static int stm32_crc_update(struct shash_desc *desc, const u8 *d8, > > if (crc->nb_pending_bytes == sizeof(u32)) { > /* Process completed pending data */ > - writel(*(u32 *)crc->pending_data, crc->regs + CRC_DR); > + if (!ctx->crc->reverse_support) > + writel(bitrev32(*(u32 *)crc->pending_data), > + crc->regs + CRC_DR); > + else > + writel(*(u32 *)crc->pending_data, > + crc->regs + CRC_DR); > crc->nb_pending_bytes = 0; > } > } > @@ -143,10 +170,16 @@ static int stm32_crc_update(struct shash_desc *desc, const u8 *d8, > d32 = (u32 *)d8; > for (i = 0; i < length >> 2; i++) > /* Process 32 bits data */ > - writel(*(d32++), crc->regs + CRC_DR); > + if (!ctx->crc->reverse_support) > + writel(bitrev32(*(d32++)), crc->regs + CRC_DR); > + else > + writel(*(d32++), crc->regs + CRC_DR); > > /* Store partial result */ > - ctx->partial = readl(crc->regs + CRC_DR); > + if (!ctx->crc->reverse_support) > + ctx->partial = bitrev32(readl(crc->regs + CRC_DR)); > + else > + ctx->partial = readl(crc->regs + CRC_DR); > > /* Check for pending data (non 32 bits) */ > length &= 3; > @@ -243,6 +276,7 @@ static int stm32_crc_probe(struct platform_device *pdev) > struct stm32_crc *crc; > struct resource *res; > int ret; > + int algs_size; > > crc = devm_kzalloc(dev, sizeof(*crc), GFP_KERNEL); > if (!crc) > @@ -269,13 +303,26 @@ static int stm32_crc_probe(struct platform_device *pdev) > return ret; > } > > + /* set key, poly and reverse support if device is of F7 series */ > + if (of_device_is_compatible(crc->dev->of_node, "st,stm32f7-crc")) { > + crc->key_support = true; > + crc->poly_support = true; > + crc->reverse_support = true; > + } > + > platform_set_drvdata(pdev, crc); > > spin_lock(&crc_list.lock); > list_add(&crc->list, &crc_list.dev_list); > spin_unlock(&crc_list.lock); > > - ret = crypto_register_shashes(algs, ARRAY_SIZE(algs)); > + /* For F4 series only CRC32 algorithm will be used */ > + if (of_device_is_compatible(crc->dev->of_node, "st,stm32f4-crc")) > + algs_size = 1; > + else > + algs_size = ARRAY_SIZE(algs); > + > + ret = crypto_register_shashes(algs, algs_size); > if (ret) { > dev_err(dev, "Failed to register\n"); > clk_disable_unprepare(crc->clk); > @@ -304,6 +351,7 @@ static int stm32_crc_remove(struct platform_device *pdev) > > static const struct of_device_id stm32_dt_ids[] = { > { .compatible = "st,stm32f7-crc", }, > + { .compatible = "st,stm32f4-crc", }, > {}, > }; > MODULE_DEVICE_TABLE(of, stm32_dt_ids); Reviewed-by: Fabien Dessenne <fabien.dessenne@st.com>N‹§²æìr¸›yúèšØb²X¬¶Ç§vØ^–)Þº{.nÇ+‰·zøœzÚÞz)í…æèw*\x1fjg¬±¨\x1e¶‰šŽŠÝ¢j.ïÛ°\½½MŽúgjÌæa×\x02››–' ™©Þ¢¸\f¢·¦j:+v‰¨ŠwèjØm¶Ÿÿ¾\a«‘êçzZ+ƒùšŽŠÝ¢j"ú!¶i ^ permalink raw reply [flat|nested] 4+ messages in thread
* Re: [PATCH v3 2/5] crypto : stm32 - Add STM32F4 CRC32 support 2017-05-29 7:56 ` Fabien DESSENNE @ 2017-06-02 13:56 ` Cosar Dindar 0 siblings, 0 replies; 4+ messages in thread From: Cosar Dindar @ 2017-06-02 13:56 UTC (permalink / raw) To: Fabien DESSENNE Cc: mark.rutland@arm.com, devicetree@vger.kernel.org, Alexandre TORGUE, linux-kernel@vger.kernel.org, robh+dt@kernel.org, linux-crypto@vger.kernel.org, mcoquelin.stm32@gmail.com, davem@davemloft.net, linux-arm-kernel@lists.infradead.org, herbert@gondor.apana.org.au Hi Fabien, Thanks for your review. On Mon, May 29, 2017 at 07:56:48AM +0000, Fabien DESSENNE wrote: > Hi Cosar, > > Thank you for the patch > > On 22/05/17 16:34, Cosar Dindar wrote: > > This patch adds CRC (CRC32 Crypto) support for STM32F4 series. > > > > As an hardware limitation polynomial and key setting are not supported. > > They are fixed as 0x4C11DB7 (poly) and 0xFFFFFFFF (key). > > CRC32C Castagnoli algorithm is not used. > > > > Signed-off-by: Cosar Dindar <cosardindar@gmail.com> > > --- > > drivers/crypto/stm32/stm32_crc32.c | 68 ++++++++++++++++++++++++++++++++------ > > 1 file changed, 58 insertions(+), 10 deletions(-) > > > > diff --git a/drivers/crypto/stm32/stm32_crc32.c b/drivers/crypto/stm32/stm32_crc32.c > > index ec83b1e..12fbd98 100644 > > --- a/drivers/crypto/stm32/stm32_crc32.c > > +++ b/drivers/crypto/stm32/stm32_crc32.c > > @@ -7,6 +7,7 @@ > > #include <linux/bitrev.h> > > #include <linux/clk.h> > > #include <linux/module.h> > > +#include <linux/of.h> > > #include <linux/platform_device.h> > > > > #include <crypto/internal/hash.h> > > @@ -39,6 +40,9 @@ struct stm32_crc { > > struct clk *clk; > > u8 pending_data[sizeof(u32)]; > > size_t nb_pending_bytes; > > + bool key_support; > > + bool poly_support; > > + bool reverse_support; > > }; > > > > struct stm32_crc_list { > > @@ -106,13 +110,31 @@ static int stm32_crc_init(struct shash_desc *desc) > > } > > spin_unlock_bh(&crc_list.lock); > > > > - /* Reset, set key, poly and configure in bit reverse mode */ > > - writel(bitrev32(mctx->key), ctx->crc->regs + CRC_INIT); > > - writel(bitrev32(mctx->poly), ctx->crc->regs + CRC_POL); > > - writel(CRC_CR_RESET | CRC_CR_REVERSE, ctx->crc->regs + CRC_CR); > > + /* set key */ > > + if (ctx->crc->key_support) { > > + writel(bitrev32(mctx->key), ctx->crc->regs + CRC_INIT); > > + } else if (mctx->key != CRC_INIT_DEFAULT) { > > + dev_err(ctx->crc->dev, "Unsupported key value! Should be: 0x%x\n", > > + CRC_INIT_DEFAULT); > > + return -EINVAL; > > + } > > + > > + /* set poly */ > > + if (ctx->crc->poly_support) > > + writel(bitrev32(mctx->poly), ctx->crc->regs + CRC_POL); > > + > > + /* reset and configure in bit reverse mode if supported */ > > + if (ctx->crc->reverse_support) > > + writel(CRC_CR_RESET | CRC_CR_REVERSE, ctx->crc->regs + CRC_CR); > > + else > > + writel(CRC_CR_RESET, ctx->crc->regs + CRC_CR); > > + > > + /* store partial result */ > > + if (!ctx->crc->reverse_support) > > + ctx->partial = bitrev32(readl(crc->regs + CRC_DR)); > > + else > > + ctx->partial = readl(ctx->crc->regs + CRC_DR); > > > > - /* Store partial result */ > > - ctx->partial = readl(ctx->crc->regs + CRC_DR); > > ctx->crc->nb_pending_bytes = 0; > > > > return 0; > > @@ -135,7 +157,12 @@ static int stm32_crc_update(struct shash_desc *desc, const u8 *d8, > > > > if (crc->nb_pending_bytes == sizeof(u32)) { > > /* Process completed pending data */ > > - writel(*(u32 *)crc->pending_data, crc->regs + CRC_DR); > > + if (!ctx->crc->reverse_support) > > + writel(bitrev32(*(u32 *)crc->pending_data), > > + crc->regs + CRC_DR); > > + else > > + writel(*(u32 *)crc->pending_data, > > + crc->regs + CRC_DR); > > crc->nb_pending_bytes = 0; > > } > > } > > @@ -143,10 +170,16 @@ static int stm32_crc_update(struct shash_desc *desc, const u8 *d8, > > d32 = (u32 *)d8; > > for (i = 0; i < length >> 2; i++) > > /* Process 32 bits data */ > > - writel(*(d32++), crc->regs + CRC_DR); > > + if (!ctx->crc->reverse_support) > > + writel(bitrev32(*(d32++)), crc->regs + CRC_DR); > > + else > > + writel(*(d32++), crc->regs + CRC_DR); > > > > /* Store partial result */ > > - ctx->partial = readl(crc->regs + CRC_DR); > > + if (!ctx->crc->reverse_support) > > + ctx->partial = bitrev32(readl(crc->regs + CRC_DR)); > > + else > > + ctx->partial = readl(crc->regs + CRC_DR); > > > > /* Check for pending data (non 32 bits) */ > > length &= 3; > > @@ -243,6 +276,7 @@ static int stm32_crc_probe(struct platform_device *pdev) > > struct stm32_crc *crc; > > struct resource *res; > > int ret; > > + int algs_size; > > > > crc = devm_kzalloc(dev, sizeof(*crc), GFP_KERNEL); > > if (!crc) > > @@ -269,13 +303,26 @@ static int stm32_crc_probe(struct platform_device *pdev) > > return ret; > > } > > > > + /* set key, poly and reverse support if device is of F7 series */ > > + if (of_device_is_compatible(crc->dev->of_node, "st,stm32f7-crc")) { > > + crc->key_support = true; > > + crc->poly_support = true; > > + crc->reverse_support = true; > > + } > > + > > platform_set_drvdata(pdev, crc); > > > > spin_lock(&crc_list.lock); > > list_add(&crc->list, &crc_list.dev_list); > > spin_unlock(&crc_list.lock); > > > > - ret = crypto_register_shashes(algs, ARRAY_SIZE(algs)); > > + /* For F4 series only CRC32 algorithm will be used */ > > + if (of_device_is_compatible(crc->dev->of_node, "st,stm32f4-crc")) > > + algs_size = 1; > > + else > > + algs_size = ARRAY_SIZE(algs); > > + > > + ret = crypto_register_shashes(algs, algs_size); > > if (ret) { > > dev_err(dev, "Failed to register\n"); > > clk_disable_unprepare(crc->clk); > > @@ -304,6 +351,7 @@ static int stm32_crc_remove(struct platform_device *pdev) > > > > static const struct of_device_id stm32_dt_ids[] = { > > { .compatible = "st,stm32f7-crc", }, > > + { .compatible = "st,stm32f4-crc", }, > > {}, > > }; > > MODULE_DEVICE_TABLE(of, stm32_dt_ids); > Reviewed-by: Fabien Dessenne <fabien.dessenne@st.com> Best Regards. Cosar ^ permalink raw reply [flat|nested] 4+ messages in thread
end of thread, other threads:[~2017-06-02 13:56 UTC | newest]
Thread overview: 4+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
[not found] <cover.1495463449.git.cosardindar@gmail.com>
2017-05-22 14:34 ` [PATCH v3 1/5] dt-bindings : Document the STM32F4 CRC32 binding Cosar Dindar
[not found] ` <cover.1495463449.git.cosardindar-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
2017-05-22 14:34 ` [PATCH v3 2/5] crypto : stm32 - Add STM32F4 CRC32 support Cosar Dindar
[not found] ` <3c520bbef98c630ca7de609f8ec27405e2ac07d4.1495463449.git.cosardindar-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
2017-05-29 7:56 ` Fabien DESSENNE
2017-06-02 13:56 ` Cosar Dindar
This is a public inbox, see mirroring instructions for how to clone and mirror all data and code used for this inbox; as well as URLs for NNTP newsgroup(s).