From: Ira Weiny <ira.weiny@intel.com>
To: Dan Williams <dan.j.williams@intel.com>
Cc: Ben Widawsky <ben.widawsky@intel.com>,
Alison Schofield <alison.schofield@intel.com>,
Vishal Verma <vishal.l.verma@intel.com>,
Jonathan Cameron <Jonathan.Cameron@huawei.com>,
linux-cxl@vger.kernel.org,
Linux Kernel Mailing List <linux-kernel@vger.kernel.org>
Subject: Re: [PATCH 1/4] cxl/mem: Fully decode device capability header
Date: Thu, 20 May 2021 10:42:44 -0700 [thread overview]
Message-ID: <20210520174244.GC1837122@iweiny-DESK2.sc.intel.com> (raw)
In-Reply-To: <CAPcyv4iV-Xq7eGBHavETiKW=kfucxDnua3a4j6MKtswz=n4gRA@mail.gmail.com>
On Wed, May 19, 2021 at 05:50:44PM -0700, Dan Williams wrote:
> On Thu, May 6, 2021 at 3:37 PM <ira.weiny@intel.com> wrote:
> >
> > From: Ira Weiny <ira.weiny@intel.com>
> >
> > Previously only the capability ID and offset were decoded.
> >
> > Create a version MASK and decode the additional version and length
> > fields of the header.
> >
>
> I'm not seeing a justification for why Linux would want this patch?
>
> > Signed-off-by: Ira Weiny <ira.weiny@intel.com>
> > ---
> > drivers/cxl/core.c | 15 ++++++++++++---
> > drivers/cxl/cxl.h | 1 +
> > 2 files changed, 13 insertions(+), 3 deletions(-)
> >
> > diff --git a/drivers/cxl/core.c b/drivers/cxl/core.c
> > index b3c3532b53f7..21553386e218 100644
> > --- a/drivers/cxl/core.c
> > +++ b/drivers/cxl/core.c
> > @@ -501,12 +501,21 @@ void cxl_setup_device_regs(struct device *dev, void __iomem *base,
> >
> > for (cap = 1; cap <= cap_count; cap++) {
> > void __iomem *register_block;
> > - u32 offset;
> > + u32 hdr, offset, __maybe_unused length;
>
> What's the point of reading the length and not using it?
Then length is needed in a future patch and it seemed easier to split by saying
we are just going to decode the entire header as a patch.
Ben caught this too because sparse found the unused variable...
Let me see about squashing this into the future patch.
> If this is
> used in a future patch then wait until then to add it.
ok.
>
> > u16 cap_id;
> > + u8 version;
> > +
> > + hdr = readl(base + cap * 0x10);
> > +
> > + cap_id = FIELD_GET(CXLDEV_CAP_HDR_CAP_ID_MASK, hdr);
> > + version = FIELD_GET(CXLDEV_CAP_HDR_VERSION_MASK, hdr);
> > + if (version != 1)
> > + dev_err(dev, "Vendor cap ID: %x incorrect version (0x%x)\n",
> > + cap_id, version);
>
> It's not an error. Any future version needs to be backwards
> compatible. All this is doing is ensuring that when hardware is
> updated old kernels will start spamming the log.
Yep...
After deleting this I think I should just 'forward squash' the length into the
patch where I need it.
Ira
>
> >
> > - cap_id = FIELD_GET(CXLDEV_CAP_HDR_CAP_ID_MASK,
> > - readl(base + cap * 0x10));
> > offset = readl(base + cap * 0x10 + 0x4);
> > + length = readl(base + cap * 0x10 + 0x8);
> > +
> > register_block = base + offset;
> >
> > switch (cap_id) {
> > diff --git a/drivers/cxl/cxl.h b/drivers/cxl/cxl.h
> > index 0211f44c95a2..9b315c069557 100644
> > --- a/drivers/cxl/cxl.h
> > +++ b/drivers/cxl/cxl.h
> > @@ -15,6 +15,7 @@
> > #define CXLDEV_CAP_ARRAY_COUNT_MASK GENMASK_ULL(47, 32)
> > /* CXL 2.0 8.2.8.2 CXL Device Capability Header Register */
> > #define CXLDEV_CAP_HDR_CAP_ID_MASK GENMASK(15, 0)
> > +#define CXLDEV_CAP_HDR_VERSION_MASK GENMASK(23, 16)
> > /* CXL 2.0 8.2.8.2.1 CXL Device Capabilities */
> > #define CXLDEV_CAP_CAP_ID_DEVICE_STATUS 0x1
> > #define CXLDEV_CAP_CAP_ID_PRIMARY_MAILBOX 0x2
> > --
> > 2.28.0.rc0.12.gb6a658bd00c9
> >
next prev parent reply other threads:[~2021-05-20 17:42 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-05-06 22:36 [PATCH 0/4] Map register blocks individually ira.weiny
2021-05-06 22:36 ` [PATCH 1/4] cxl/mem: Fully decode device capability header ira.weiny
2021-05-20 0:50 ` Dan Williams
2021-05-20 17:42 ` Ira Weiny [this message]
2021-05-06 22:36 ` [PATCH 2/4] cxl/mem: Reserve all device regions at once ira.weiny
2021-05-20 1:00 ` Dan Williams
2021-05-20 19:44 ` Ira Weiny
2021-05-06 22:36 ` [PATCH 3/4] cxl/mem: Introduce cxl_decode_register_block() ira.weiny
2021-05-06 22:36 ` [PATCH 4/4] cxl/mem: Map registers based on capabilities ira.weiny
2021-05-20 0:24 ` [PATCH 0/4] Map register blocks individually Dan Williams
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210520174244.GC1837122@iweiny-DESK2.sc.intel.com \
--to=ira.weiny@intel.com \
--cc=Jonathan.Cameron@huawei.com \
--cc=alison.schofield@intel.com \
--cc=ben.widawsky@intel.com \
--cc=dan.j.williams@intel.com \
--cc=linux-cxl@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=vishal.l.verma@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox