Linux CXL
 help / color / mirror / Atom feed
 messages from 2023-02-10 18:39:01 to 2023-02-17 17:57:57 UTC [more...]

[PATCH v2 0/2] hw/mem: CXL Type-3 Volatile Memory Support
 2023-02-17 17:56 UTC  (3+ messages)
` [PATCH v2 1/2] tests/qtest/cxl-test: whitespace, line ending cleanup
` [PATCH v2 2/2] hw/cxl: Multi-Region CXL Type-3 Devices (Volatile and Persistent)

[PATCH v4 0/8] hw/cxl: RAS error emulation and injection
 2023-02-17 17:29 UTC  (9+ messages)
` [PATCH v4 1/8] hw/pci/aer: Implement PCI_ERR_UNCOR_MASK register
` [PATCH v4 2/8] hw/pci/aer: Add missing routing for AER errors
` [PATCH v4 3/8] hw/pci-bridge/cxl_root_port: Wire up AER
` [PATCH v4 4/8] hw/pci-bridge/cxl_root_port: Wire up MSI
` [PATCH v4 5/8] hw/mem/cxl-type3: Add AER extended capability
` [PATCH v4 6/8] hw/cxl: Fix endian issues in CXL RAS capability defaults / masks
` [PATCH v4 7/8] hw/pci/aer: Make PCIE AER error injection facility available for other emulation to use
` [PATCH v4 8/8] hw/mem/cxl_type3: Add CXL RAS Error Injection Support

[PATCH V4 0/4] rasdaemon: Add support for the CXL error events
 2023-02-17 16:59 UTC  (7+ messages)
` [PATCH V4 1/4] rasdaemon: Move definition for BIT and BIT_ULL to a common file
` [PATCH V4 2/4] rasdaemon: Add support for the CXL poison events
` [PATCH V4 3/4] rasdaemon: Add support for the CXL AER uncorrectable errors
` [PATCH V4 4/4] rasdaemon: Add support for the CXL AER correctable errors

[PATCH] cxl/pmem: Fix nvdimm registration races
 2023-02-17 16:50 UTC  (3+ messages)

[PATCH] dax/kmem: Fix leak of memory-hotplug resources
 2023-02-17 16:48 UTC  (2+ messages)

[PATCH 0/2] hw/mem: CXL Type-3 Volatile Memory Support
 2023-02-17 16:16 UTC  (5+ messages)
` [PATCH 2/2] hw/cxl: Multi-Region CXL Type-3 Devices (Volatile and Persistent)

Not enough CXL HDM decoders in pass through host bridges (sort of)
 2023-02-17 14:29 UTC  (4+ messages)

[PATCH v3 00/16] Collection of DOE material
 2023-02-17 10:01 UTC  (46+ messages)
` [PATCH v3 01/16] cxl/pci: Fix CDAT retrieval on big endian
` [PATCH v3 02/16] cxl/pci: Handle truncated CDAT header
` [PATCH v3 03/16] cxl/pci: Handle truncated CDAT entries
` [PATCH v3 04/16] cxl/pci: Handle excessive CDAT length
` [PATCH v3 05/16] PCI/DOE: Silence WARN splat with CONFIG_DEBUG_OBJECTS=y
` [PATCH v3 06/16] PCI/DOE: Fix memory leak "
` [PATCH v3 07/16] PCI/DOE: Provide synchronous API and use it internally
` [PATCH v3 08/16] cxl/pci: Use synchronous API for DOE
` [PATCH v3 09/16] PCI/DOE: Make asynchronous API private
` [PATCH v3 10/16] PCI/DOE: Deduplicate mailbox flushing
` [PATCH v3 11/16] PCI/DOE: Allow mailbox creation without devres management
` [PATCH v3 12/16] PCI/DOE: Create mailboxes on device enumeration
` [PATCH v3 13/16] cxl/pci: Use CDAT DOE mailbox created by PCI core
` [PATCH v3 14/16] PCI/DOE: Make mailbox creation API private
` [PATCH v3 15/16] PCI/DOE: Relax restrictions on request and response size
` [PATCH v3 16/16] cxl/pci: Rightsize CDAT response allocation

CXL 2.0 memory pooling emulation
 2023-02-16 20:52 UTC  (2+ messages)

[PATCH] cxl/mem: Add kdoc param for event log driver state
 2023-02-16 22:49 UTC  (2+ messages)

[PATCH v2 0/3] cxl: Enhance trace point information
 2023-02-16 22:48 UTC  (5+ messages)
` [PATCH v2 1/3] cxl/trace: Standardize device information output
` [PATCH v2 2/3] cxl/trace: Add host output to trace points
` [PATCH v2 3/3] cxl/trace: Add serial number "

[cxl:next] BUILD SUCCESS a5fcd228ca1db9810ba1ed461c90b6ee933b9daf
 2023-02-16 18:04 UTC 

[linux-next:master] BUILD REGRESSION 509583475828c4fd86897113f78315c1431edcc3
 2023-02-16 16:52 UTC 

[linux-next:master] BUILD REGRESSION 9d9019bcea1aac7eed64a1a4966282b6b7b141c8
 2023-02-16  2:05 UTC 

[PATCH v6 0/6] CXL Poison List Retrieval & Tracing
 2023-02-16  2:04 UTC  (4+ messages)
` [PATCH v6 4/6] cxl/region: Provide region info to the cxl_poison trace event

[PATCH 00/18] cxl: Add support for QTG ID retrieval for CXL subsystem
 2023-02-15 16:38 UTC  (24+ messages)
` [PATCH 04/18] cxl: Add common helpers for cdat parsing
` [PATCH 06/18] cxl: Add callback to parse the DSMAS subtables from CDAT
` [PATCH 07/18] cxl: Add callback to parse the DSLBIS subtable "
` [PATCH 08/18] cxl: Add support for _DSM Function for retrieving QTG ID
` [PATCH 09/18] cxl: Add helper function to retrieve ACPI handle of CXL root device
` [PATCH 13/18] cxl: Add latency and bandwidth calculations for the CXL path

[PATCH] cxl/port: Disable decoder setup for endpoints in RCD mode
 2023-02-15 16:32 UTC  (5+ messages)

[PATCH 12/18] cxl: Add helpers to calculate pci latency for the CXL device
 2023-02-15 12:13 UTC  (5+ messages)

[PATCH 00/18] CXL RAM and the 'Soft Reserved' => 'System RAM' default
 2023-02-15 10:03 UTC  (10+ messages)

[RFC PATCH v2 0/4] CXL: Standalone switch CCI driver
 2023-02-15  4:17 UTC  (3+ messages)
` [RFC PATCH v2 1/4] cxl/mbox: Use local cxl_device_state variable

[ndctl PATCH] daxctl: Skip over memory failure node status
 2023-02-15  0:36 UTC  (5+ messages)

[PATCH RFC] PCI/AER: Enable internal AER errors by default
 2023-02-15  0:08 UTC  (4+ messages)

[PATCH v8] cxl: add RAS status unmasking for CXL
 2023-02-14 21:26 UTC  (2+ messages)

[PATCH v5 0/7] cxl: Introduce HDM decoder emulation from DVSEC range registers
 2023-02-14 19:41 UTC  (8+ messages)
` [PATCH v5 1/7] cxl/pci: Break out range register decoding from cxl_hdm_decode_init()
` [PATCH v5 2/7] cxl/port: Export cxl_dvsec_rr_decode() to cxl_port
` [PATCH v5 3/7] cxl/pci: Refactor cxl_hdm_decode_init()
` [PATCH v5 4/7] cxl/hdm: Emulate HDM decoder from DVSEC range registers
` [PATCH v5 5/7] cxl/hdm: Create emulated cxl_hdm for devices that do not have HDM decoders
` [PATCH v5 6/7] cxl/hdm: Add emulation when HDM decoders are not committed
` [PATCH v5 7/7] cxl/pci: Remove locked check for dvsec_range_allowed()

[linux-next:master] BUILD REGRESSION 3ebb0ac55efaf1d0fb1b106f852c114e5021f7eb
 2023-02-14 17:10 UTC 

[PATCH] cxl: remove unnecessary calling of pci_enable_pcie_error_reporting()
 2023-02-14 16:53 UTC  (4+ messages)

[PATCH v2 00/20] CXL RAM and the 'Soft Reserved' => 'System RAM' default
 2023-02-14 16:43 UTC  (47+ messages)
` [PATCH v2 01/20] cxl/memdev: Fix endpoint port removal
` [PATCH v2 04/20] cxl/region: Support empty uuids for non-pmem regions
` [PATCH v2 08/20] cxl/region: Cleanup target list on attach error
` [PATCH v2 12/20] cxl/port: Split endpoint and switch port probe
` [PATCH v2 13/20] cxl/region: Add region autodiscovery
` [PATCH v2 14/20] tools/testing/cxl: Define a fixed volatile configuration to parse
` [PATCH v2 15/20] dax/hmem: Move HMAT and Soft reservation probe initcall level
` [PATCH v2 16/20] dax/hmem: Drop unnecessary dax_hmem_remove()
` [PATCH v2 17/20] dax/hmem: Convey the dax range via memregion_info()
` [PATCH v2 18/20] dax/hmem: Move hmem device registration to dax_hmem.ko
` [PATCH v2 19/20] dax: Assign RAM regions to memory-hotplug by default
` [PATCH v2 20/20] cxl/dax: Create dax devices for CXL RAM regions

[PATCH] dax: clx: add CXL_REGION dependency
 2023-02-14 16:38 UTC  (2+ messages)

[PATCH] cxl: avoid returning uninitialized error code
 2023-02-14 16:35 UTC  (2+ messages)

[PATCH ndctl v2 0/7] cxl: add support for listing and creating volatile regions
 2023-02-13 23:10 UTC  (8+ messages)

[PATCH v7] cxl: add RAS status unmasking for CXL
 2023-02-13 20:51 UTC  (3+ messages)

[PATCH v6] cxl: add RAS status unmasking for CXL
 2023-02-13 15:56 UTC  (7+ messages)

[GIT PULL] Compute Express Link (CXL) fixes for 6.2-final
 2023-02-11 19:11 UTC  (2+ messages)

[cxl:next] BUILD SUCCESS b8b9ffced017528bcdd262730ab10bc5084c3bb4
 2023-02-11 16:51 UTC 

[PATCH v4 0/7] cxl: Introduce HDM decoder emulation from DVSEC range registers
 2023-02-11  2:05 UTC  (2+ messages)

[PATCH v2 00/10] Collection of DOE material
 2023-02-11  0:04 UTC  (19+ messages)
` [PATCH v2 01/10] PCI/DOE: Silence WARN splat with CONFIG_DEBUG_OBJECTS=y
` [PATCH v2 02/10] PCI/DOE: Fix memory leak "
` [PATCH v2 03/10] PCI/DOE: Provide synchronous API and use it internally
` [PATCH v2 04/10] cxl/pci: Use synchronous API for DOE
` [PATCH v2 06/10] PCI/DOE: Allow mailbox creation without devres management
` [PATCH v2 10/10] PCI/DOE: Relax restrictions on request and response size

[cxl:for-6.3/cxl-ram-region] BUILD REGRESSION 58c651c6c4bbf46725502ffbccde2c24b94dc5c0
 2023-02-10 22:43 UTC 

[PATCH v2 10/10] PCI/DOE: Relax restrictions on request and response size
 2023-02-10 22:10 UTC  (3+ messages)


This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox