messages from 2025-11-10 14:54:08 to 2025-11-14 15:21:30 UTC [more...]
[RESEND v13 22/25] CXL/PCI: Export and rename merge_result() to pci_ers_merge_result()
2025-11-14 15:20 UTC (2+ messages)
[PATCH v5 0/6] Cache coherency management subsystem
2025-11-14 14:07 UTC (5+ messages)
[cxl:next] BUILD SUCCESS 482dc84e91a597149949f18c8eefb49cb2dc1bee
2025-11-14 13:48 UTC
[PATCH v3 0/5] dax: add PROBE_PREFER_ASYNCHRONOUS to all the dax drivers
2025-11-14 12:24 UTC (2+ messages)
[PATCH v20 00/22] Type2 device basic support
2025-11-14 11:10 UTC (43+ messages)
` [PATCH v20 01/22] cxl/mem: Arrange for always-synchronous memdev attach
` [PATCH v20 02/22] cxl/port: Arrange for always synchronous endpoint attach
` [PATCH v20 03/22] cxl/mem: Introduce a memdev creation ->probe() operation
` [PATCH v20 04/22] cxl: Add type2 device basic support
` [PATCH v20 05/22] sfc: add cxl support
` [PATCH v20 06/22] cxl: Move pci generic code
` [PATCH v20 07/22] cxl/sfc: Map cxl component regs
` [PATCH v20 08/22] cxl/sfc: Initialize dpa without a mailbox
` [PATCH v20 09/22] cxl: Prepare memdev creation for type2
` [PATCH v20 10/22] sfc: create type2 cxl memdev
` [PATCH v20 11/22] cxl: Define a driver interface for HPA free space enumeration
` [PATCH v20 12/22] sfc: get root decoder
` [PATCH v20 13/22] cxl: Define a driver interface for DPA allocation
` [PATCH v20 14/22] sfc: get endpoint decoder
` [PATCH v20 15/22] cxl: Make region type based on endpoint type
` [PATCH v20 16/22] cxl/region: Factor out interleave ways setup
` [PATCH v20 17/22] cxl/region: Factor out interleave granularity setup
` [PATCH v20 18/22] cxl: Allow region creation by type2 drivers
` [PATCH v20 19/22] cxl: Avoid dax creation for accelerators
` [PATCH v20 20/22] sfc: create cxl region
` [PATCH v20 21/22] cxl: Add function for obtaining region range
` [PATCH v20 22/22] sfc: support pio mapping based on cxl
[PATCH v4 00/14] cxl: ACPI PRM Address Translation Support and AMD Zen5 enablement
2025-11-14 9:38 UTC (48+ messages)
` [PATCH v4 01/14] cxl/region: Store root decoder in struct cxl_region
` [PATCH v4 02/14] cxl/region: Store HPA range "
` [PATCH v4 03/14] cxl/region: Rename misleading variable name @hpa to @hpa_range
` [PATCH v4 04/14] cxl/region: Add @hpa_range argument to function cxl_calc_interleave_pos()
` [PATCH v4 05/14] cxl: Simplify cxl_root_ops allocation and handling
` [PATCH v4 06/14] cxl/region: Separate region parameter setup and region construction
` [PATCH v4 07/14] cxl/region: Use region data to get the root decoder
` [PATCH v4 08/14] cxl: Introduce callback for HPA address ranges translation
` [PATCH v4 09/14] cxl/acpi: Prepare use of EFI runtime services
` [PATCH v4 10/14] cxl: Enable AMD Zen5 address translation using ACPI PRMT
` [PATCH v4 11/14] cxl/atl: Lock decoders that need address translation
` [PATCH v4 12/14] cxl: Simplify cxl_rd_ops allocation and handling
` [PATCH v4 13/14] cxl/acpi: Group xor arithmetric setup code in a single block
` [PATCH v4 14/14] cxl/region: Remove local variable @inc in cxl_port_setup_targets()
[PATCH 0/3] CXL updates for v6.19
2025-11-14 9:09 UTC (17+ messages)
` [PATCH 1/3] cxl: Simplify cxl_rd_ops allocation and handling
` [PATCH 2/3] cxl/acpi: Group xor arithmetric setup code in a single block
` [PATCH 3/3] cxl/region: Remove local variable @inc in cxl_port_setup_targets()
[PATCH] Delta patch of CXL address translation support
2025-11-14 9:05 UTC
oom-killer not invoked on systems with multiple memory-tiers
2025-11-14 8:43 UTC (2+ messages)
[PATCH v4 0/3] CXL updates for v6.19
2025-11-14 7:58 UTC (4+ messages)
` [PATCH v4 1/3] cxl: Simplify cxl_rd_ops allocation and handling
` [PATCH v4 2/3] cxl/acpi: Group xor arithmetric setup code in a single block
` [PATCH v4 3/3] cxl/region: Remove local variable @inc in cxl_port_setup_targets()
[PATCH v3 0/3] CXL updates for v6.19
2025-11-14 7:48 UTC (5+ messages)
` [PATCH v3 1/3] cxl: Simplify cxl_rd_ops allocation and handling
` [PATCH v3 2/3] cxl/acpi: Group xor arithmetric setup code in a single block
` [PATCH v3 3/3] cxl/region: Remove local variable @inc in cxl_port_setup_targets()
[PATCH v4 00/29] lan966x pci device: Add support for SFPs
2025-11-14 7:30 UTC (7+ messages)
` [PATCH v4 05/29] dt-bindings: bus: Add simple-platform-bus
[PATCH v6 00/11] cxl: ACPI PRM Address Translation Support and AMD Zen5 enablement
2025-11-14 0:40 UTC (12+ messages)
` [PATCH v6 01/11] cxl/region: Rename misleading variable name @hpa to @hpa_range
` [PATCH v6 02/11] cxl/region: Store root decoder in struct cxl_region
` [PATCH v6 03/11] cxl/region: Store HPA range "
` [PATCH v6 04/11] cxl: Simplify cxl_root_ops allocation and handling
` [PATCH v6 05/11] cxl/region: Separate region parameter setup and region construction
` [PATCH v6 06/11] cxl/region: Add @hpa_range argument to function cxl_calc_interleave_pos()
` [PATCH v6 07/11] cxl/region: Use region data to get the root decoder
` [PATCH v6 08/11] cxl: Introduce callback for HPA address ranges translation
` [PATCH v6 09/11] cxl/acpi: Prepare use of EFI runtime services
` [PATCH v6 10/11] cxl: Enable AMD Zen5 address translation using ACPI PRMT
` [PATCH v6 11/11] cxl/atl: Lock decoders that need address translation
[RESEND v13 00/25] Enable CXL PCIe Port Protocol Error handling and logging
2025-11-13 22:39 UTC (11+ messages)
` [RESEND v13 10/25] cxl/pci: Update RAS handler interfaces to also support CXL Ports
` [RESEND v13 14/25] cxl/pci: Map CXL Endpoint Port and CXL Switch Port RAS registers
` [RESEND v13 17/25] cxl: Introduce cxl_pci_drv_bound() to check for bound driver
` [RESEND v13 23/25] CXL/PCI: Introduce CXL uncorrectable protocol error recovery
[cxl:fixes] BUILD SUCCESS 214291cbaaceeb28debd773336642b1fca393ae0
2025-11-13 15:12 UTC
[PATCH v2 0/3] CXL updates for v6.19
2025-11-13 11:15 UTC (4+ messages)
` [PATCH v2 1/3] cxl: Simplify cxl_rd_ops allocation and handling
` [PATCH v2 2/3] cxl/acpi: Group xor arithmetric setup code in a single block
` [PATCH v2 3/3] cxl/region: Remove local variable @inc in cxl_port_setup_targets()
[PATCH V3 00/20] Add CXL LSA 2.1 format support in nvdimm and cxl pmem
2025-11-13 7:29 UTC (15+ messages)
` [PATCH V3 18/20] cxl/pmem_region: Prep patch to accommodate pmem_region attributes
` [PATCH V3 13/20] cxl/mem: Refactor cxl pmem region auto-assembling
[PATCH 0/2] cxl: Cleanup region_res_match_cxl_range() function
2025-11-12 23:00 UTC (8+ messages)
` [PATCH 1/2] cxl: Rename region_res_match_cxl_range() to spa_maps_hpa()
` [PATCH 2/2] cxl: Clarify comment in spa_maps_hpa()
[PATCH v3] cxl: Add handling of locked CXL decoder
2025-11-12 22:01 UTC (3+ messages)
[RESEND PATCH v4 0/2] acpi/hmat: hmat_register_target() refactor to address lockdep warning
2025-11-12 22:00 UTC (8+ messages)
` [RESEND PATCH v4 1/2] acpi/hmat: Return when generic target is updated
` [RESEND PATCH v4 2/2] acpi/hmat: Fix lockdep warning for hmem_register_resource()
[PATCH v5 00/11] cxl: ACPI PRM Address Translation Support and AMD Zen5 enablement
2025-11-12 20:31 UTC (12+ messages)
` [PATCH v5 01/11] cxl/region: Rename misleading variable name @hpa to @hpa_range
` [PATCH v5 02/11] cxl/region: Store root decoder in struct cxl_region
` [PATCH v5 03/11] cxl/region: Store HPA range "
` [PATCH v5 04/11] cxl: Simplify cxl_root_ops allocation and handling
` [PATCH v5 05/11] cxl/region: Separate region parameter setup and region construction
` [PATCH v5 06/11] cxl/region: Add @hpa_range argument to function cxl_calc_interleave_pos()
` [PATCH v5 07/11] cxl/region: Use region data to get the root decoder
` [PATCH v5 08/11] cxl: Introduce callback for HPA address ranges translation
` [PATCH v5 09/11] cxl/acpi: Prepare use of EFI runtime services
` [PATCH v5 10/11] cxl: Enable AMD Zen5 address translation using ACPI PRMT
` [PATCH v5 11/11] cxl/atl: Lock decoders that need address translation
[RFC LPC2026 PATCH v2 00/11] Specific Purpose Memory NUMA Nodes
2025-11-12 19:29 UTC (12+ messages)
` [RFC PATCH v2 01/11] mm: constify oom_control, scan_control, and alloc_context nodemask
` [RFC PATCH v2 02/11] mm: change callers of __cpuset_zone_allowed to cpuset_zone_allowed
` [RFC PATCH v2 03/11] gfp: Add GFP_SPM_NODE for Specific Purpose Memory (SPM) allocations
` [RFC PATCH v2 04/11] memory-tiers: Introduce SysRAM and Specific Purpose Memory Nodes
` [RFC PATCH v2 05/11] mm: restrict slub, oom, compaction, and page_alloc to sysram by default
` [RFC PATCH v2 06/11] mm,cpusets: rename task->mems_allowed to task->sysram_nodes
` [RFC PATCH v2 07/11] cpuset: introduce cpuset.mems.sysram
` [RFC PATCH v2 08/11] mm/memory_hotplug: add MHP_SPM_NODE flag
` [RFC PATCH v2 09/11] drivers/dax: add spm_node bit to dev_dax
` [RFC PATCH v2 10/11] drivers/cxl: add spm_node bit to cxl region
` [RFC PATCH v2 11/11] [HACK] mm/zswap: compressed ram integration example
[PATCH] x86/kaslr: P2PDMA is one of a class of ZONE_DEVICE-KASLR collisions
2025-11-12 10:17 UTC (8+ messages)
[RFC v2 PATCH 00/17] Initial CXL.cache device support
2025-11-11 21:40 UTC (18+ messages)
` [PATCH 01/17] cxl/port: Arrange for always synchronous endpoint attach
` [PATCH 02/17] cxl: Move struct cxl_dev_state definition
` [PATCH 03/17] cxl/core: Add function for getting CXL cache info
` [PATCH 04/17] cxl/core: Add CXL.cache device struct
` [PATCH 05/17] cxl/cache: Add cxl_cache driver
` [PATCH 06/17] cxl: Replace cxl_mem_find_port() with cxl_dev_find_port()
` [PATCH 07/17] cxl: Change cxl_ep_load() to use struct device * parameter
` [PATCH 08/17] cxl/core: Update devm_cxl_enumerate_ports()
` [PATCH 09/17] cxl/port: Split endpoint port probe on device type
` [PATCH 10/17] cxl/cache, mem: Prevent RAS register mapping race
` [PATCH 11/17] cxl/core, port: Update devm_cxl_add_endpoint()
` [PATCH 12/17] cxl/core: Add CXL snoop filter setup and allocation
` [PATCH 13/17] cxl/core: Add cache id verification
` [PATCH 14/17] cxl/port: Add cache id programming
` [PATCH 15/17] cxl/port: Bypass cache id for singleton cache devices
` [PATCH 16/17] cxl/core: Add cache device attributes
` [PATCH 17/17] cxl/core: Add cache device cache management attributes
[PATCH] memblock: fix memblock_estimated_nr_free_pages() for soft-reserved memory
2025-11-11 16:19 UTC (3+ messages)
` [PATCH v2] "
[PATCH 0/6 v7] Make ELOG and GHES log and trace consistently
2025-11-11 15:43 UTC (5+ messages)
` [PATCH 3/6 v7] acpi/ghes: Make GHES select ACPI_APEI_PCIEAER
` [PATCH 4/6 v7] acpi/ghes: Add helper for CXL protocol errors checks
[PATCH 0/4] cxl/test: Add unit testing for extended linear cache
2025-11-11 14:13 UTC (7+ messages)
` [PATCH 1/4] cxl/test: Standardize CXL auto region size
` [PATCH 2/4] cxl/test: Add cxl_test CFMWS support for extended linear cache
` [PATCH 3/4] cxl/test: Add support for acpi "
[PATCH v19 00/22] Type2 device basic support
2025-11-11 14:04 UTC (12+ messages)
` [PATCH v19 06/22] cxl: Move pci generic code
` [PATCH v19 18/22] cxl: Allow region creation by type2 drivers
` [PATCH v19 22/22] sfc: support pio mapping based on cxl
page: next (older) | prev (newer) | latest
- recent:[subjects (threaded)|topics (new)|topics (active)]
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox