messages from 2026-01-30 22:53:25 to 2026-02-05 00:32:46 UTC [more...]
[PATCH 1/2] cxl/region: Timeout auto region assembly waiting for endpoints
2026-02-05 0:32 UTC (8+ messages)
` [PATCH 2/2] cxl/region: Unregister auto-created region when assembly fails
[NDCTL PATCH] cxl: Add support for updated CXL provider name
2026-02-05 0:29 UTC
[PATCH 0/2] cxl: Fix nvdimm_bus race for nvdimm_bridge
2026-02-05 0:16 UTC (3+ messages)
` [PATCH 1/2] cxl/test: Removal of nvdimm_bus_register() wrapper in cxl_test
` [PATCH 2/2] cxl: Fix race of nvdimm_bus for the nvdimm_bridge object
[PATCH v5 6/7] dax/hmem, cxl: Defer and resolve ownership of Soft Reserved memory ranges
2026-02-04 23:27 UTC (2+ messages)
[PATCH qemu v4 0/5] cxl: r3.2 specification event updates
2026-02-04 21:46 UTC (11+ messages)
` [PATCH qemu v4 1/5] qapi: cxl: Refactor CXL event injection for common commands arguments
` [PATCH qemu v4 2/5] hw/cxl/events: Update for rev3.2 common event record format
` [PATCH qemu v4 3/5] hw/cxl/events: Updates for rev3.2 general media event record
` [PATCH qemu v4 4/5] hw/cxl/events: Updates for rev3.2 DRAM "
` [PATCH qemu v4 5/5] hw/cxl/events: Updates for rev3.2 memory module "
[PATCH v15 0/9] Enable CXL PCIe Port Protocol Error handling and logging
2026-02-04 21:22 UTC (27+ messages)
` [PATCH v15 1/9] PCI/AER: Introduce AER-CXL Kfifo in new file, pcie/aer_cxl_vh.c
` [PATCH v15 2/9] cxl: Update CXL Endpoint tracing
` [PATCH v15 3/9] PCI/ERR: Introduce PCI_ERS_RESULT_PANIC
` [PATCH v15 4/9] PCI/AER: Dequeue forwarded CXL error
` [PATCH v15 5/9] PCI: Establish common CXL Port protocol error flow
` [PATCH v15 6/9] cxl: Update error handlers to support CXL Port protocol errors
` [PATCH v15 7/9] cxl: Update Endpoint AER uncorrectable handler
` [PATCH v15 8/9] cxl: Remove Endpoint AER correctable handler
` [PATCH v15 9/9] cxl: Enable CXL protocol error reporting
[PATCH 0/9] cxl: explicit DAX driver selection and hotplug
2026-02-04 21:08 UTC (24+ messages)
` [PATCH 1/9] mm/memory_hotplug: pass online_type to online_memory_block() via arg
` [PATCH 2/9] mm/memory_hotplug: add __add_memory_driver_managed() with online_type arg
` [PATCH 4/9] drivers/cxl,dax: add dax driver mode selection for dax regions
` [PATCH 5/9] cxl/core/region: move pmem region driver logic into pmem_region
` [PATCH 6/9] cxl/core/region: move dax region device logic into dax_region.c
` [PATCH 8/9] cxl/core: Add dax_kmem_region and sysram_region drivers
[PATCH v9 00/19] DCD: Add support for Dynamic Capacity Devices (DCD)
2026-02-04 18:53 UTC (14+ messages)
` [PATCH v9 04/19] cxl/core: Enforce partition order/simplify partition calls
` [PATCH v9 05/19] cxl/mem: Expose dynamic ram A partition in sysfs
` [PATCH v9 12/19] cxl/extent: Process dynamic partition events and realize region extents
` [PATCH v9 16/19] cxl/region: Read existing extents on region creation
[PATCH v9 00/13] cxl: ACPI PRM Address Translation Support and AMD Zen5 enablement
2026-02-04 17:56 UTC (5+ messages)
[PATCH qemu v5 0/3] hw/cxl: FM-API Physical Switch Command Set Support
2026-02-04 17:32 UTC (4+ messages)
` [PATCH qemu v5 1/3] hw/cxl: Physical Port Info FMAPI - update to current spec and add defines
` [PATCH qemu v5 2/3] hw/cxl: Get Physical Port State - update for PCIe flit mode
` [PATCH qemu v5 3/3] hw/cxl: Add Physical Port Control FMAPI Command (Opcode 5102h)
[PATCH qemu v7 0/7] hw/cxl: Support Back-Invalidate (+ PCIe Flit mode)
2026-02-04 17:09 UTC (8+ messages)
` [PATCH qemu v7 1/7] hw/pcie: Support enabling flit mode
` [PATCH qemu v7 2/7] hw/cxl: Refactor component register initialization
` [PATCH qemu v7 3/7] tests/bios-tables-test: Excluded CEDT.cxl for BI restriction relaxation
` [PATCH qemu v7 4/7] hw/cxl: Update CXL Fixed Memory Window ACPI description to include Back Invalidate support
` [PATCH qemu v7 5/7] tests/acpi/cxl: Update CEDT.cxl to allow BI in CFWMS
` [PATCH qemu v7 6/7] hw/cxl: Support type3 HDM-DB
` [PATCH qemu v7 7/7] hw/cxl: Remove register special_ops->read()
[PATCH qemu v6 0/7] hw/cxl: Support Back-Invalidate (+ PCIe Flit mode)
2026-02-04 16:48 UTC (14+ messages)
` [PATCH qemu v6 1/7] hw/pcie: Support enabling flit mode
` [PATCH qemu v6 2/7] hw/cxl: Refactor component register initialization
` [PATCH qemu v6 3/7] tests/bios-tables-test: Excluded CEDT.cxl for BI restriction relaxation
` [PATCH qemu v6 4/7] hw/cxl: Update CXL Fixed Memory Window ACPI description to include Back Invalidate support
` [PATCH qemu v6 5/7] tests/acpi/cxl: Update CEDT.cxl to allow BI in CFWMS
` [PATCH qemu v6 6/7] hw/cxl: Support type3 HDM-DB
` [PATCH qemu v6 7/7] hw/cxl: Remove register special_ops->read()
[PATCH 0/2] Fix port enumeration failure and NULL endpoint issue
2026-02-04 13:51 UTC (20+ messages)
` [PATCH 1/2] cxl/core: Set cxlmd->endpoint to NULL by default
` [PATCH 2/2] cxl/core: Hold grandparent port lock while dport adding
[PATCH RFCv1 1/3] PCI: Allow ATS to be always on for CXL.cache capable devices
2026-02-04 13:21 UTC (20+ messages)
[PATCH qemu v5 0/7] hw/cxl: Support Back-Invalidate (+ PCIe Flit mode)
2026-02-04 11:50 UTC (7+ messages)
` [PATCH qemu v5 6/7] hw/cxl: Support type3 HDM-DB
[PATCH qemu for 10.2 0/3] cxl: Additional RAS features support
2026-02-04 11:35 UTC (5+ messages)
[PATCH qemu 0/2] hw/cxl: Two media operations related fixes
2026-02-04 11:15 UTC (2+ messages)
[PATCH v4 3/3] mm/vmscan: don't demote if there is not enough free memory in the lower memory tier
2026-02-04 9:25 UTC (7+ messages)
[cxl:next] BUILD SUCCESS 00bc604c96bb762f0f050460e25de2729edb1699
2026-02-04 7:26 UTC
[PATCH v5 1/3] cxl, doc: Remove isonum.txt inclusion
2026-02-03 18:59 UTC (5+ messages)
` [PATCH v5 2/3] cxl, doc: Moving conventions in separate files
` [PATCH v5 3/3] Documentation/driver-api/cxl: ACPI PRM Address Translation Support and AMD Zen5 enablement
[cxl:next] BUILD SUCCESS 0da3050bdded5f121aaca6b5247ea50681d7129e
2026-02-03 9:20 UTC
[ndctl PATCH v7 0/7] Add error injection support
2026-02-03 1:31 UTC (7+ messages)
` [PATCH 7/7] Documentation: Add docs for inject/clear-error commands
[PATCH] cxl/region: Fix leakage in __construct_region()
2026-02-02 22:00 UTC (4+ messages)
RFC: CXL Isolation Support
2026-02-02 20:20 UTC (10+ messages)
[PATCH v2 0/9] cxl/port: Unify RAS setup across port types
2026-02-02 20:01 UTC (13+ messages)
` [PATCH v2 1/9] cxl/port: Cleanup handling of the nr_dports 0 -> 1 transition
` [PATCH v2 2/9] cxl/port: Reduce number of @dport variables in cxl_port_add_dport()
` [PATCH v2 3/9] cxl/port: Cleanup dport removal with a devres group
` [PATCH v2 4/9] cxl/port: Move decoder setup before dport creation
` [PATCH v2 5/9] cxl/port: Move dport probe operations to a driver event
` [PATCH v2 6/9] cxl/port: Move dport RAS setup to dport add time
` [PATCH v2 7/9] cxl/port: Map Port RAS registers
` [PATCH v2 8/9] cxl/port: Move endpoint component register management to cxl_port
` [PATCH v2 9/9] cxl/port: Unify endpoint and switch port lookup
[PATCH v23 00/22] Type2 device basic support
2026-02-01 15:54 UTC (23+ messages)
` [PATCH v23 01/22] cxl: Add type2 "
` [PATCH v23 02/22] sfc: add cxl support
` [PATCH v23 03/22] cxl: Move pci generic code
` [PATCH v23 04/22] cxl/sfc: Map cxl component regs
` [PATCH v23 05/22] cxl/sfc: Initialize dpa without a mailbox
` [PATCH v23 06/22] cxl: Prepare memdev creation for type2
` [PATCH v23 07/22] sfc: create type2 cxl memdev
` [PATCH v23 08/22] cxl/hdm: Add support for getting region from committed decoder
` [PATCH v23 09/22] cxl: Add function for obtaining region range
` [PATCH v23 10/22] cxl: Export function for unwinding cxl by accelerators
` [PATCH v23 11/22] sfc: obtain decoder and region if committed by firmware
` [PATCH v23 12/22] cxl: Define a driver interface for HPA free space enumeration
` [PATCH v23 13/22] sfc: get root decoder
` [PATCH v23 14/22] cxl: Define a driver interface for DPA allocation
` [PATCH v23 15/22] sfc: get endpoint decoder
` [PATCH v23 16/22] cxl: Make region type based on endpoint type
` [PATCH v23 17/22] cxl/region: Factor out interleave ways setup
` [PATCH v23 18/22] cxl/region: Factor out interleave granularity setup
` [PATCH v23 19/22] cxl: Allow region creation by type2 drivers
` [PATCH v23 20/22] cxl: Avoid dax creation for accelerators
` [PATCH v23 21/22] sfc: create cxl region
` [PATCH v23 22/22] sfc: support pio mapping based on cxl
[cxl:next] BUILD SUCCESS 63050be0bfe0b280cce5d701b31940fd84858609
2026-01-31 6:32 UTC
[PATCH V7 0/3] libfuse: add basic famfs support to libfuse
2026-01-31 1:18 UTC (5+ messages)
` [PATCH V7 1/3] fuse_kernel.h: bring up to baseline 6.19
[PATCH 0/9] cxl/port: Unify RAS setup across port types
2026-01-30 23:58 UTC (6+ messages)
` [PATCH 3/9] cxl/port: Cleanup dport removal with a devres group
[PATCH V7 00/19] famfs: port into fuse
2026-01-30 23:13 UTC (3+ messages)
` [PATCH V7 17/19] famfs_fuse: Add DAX address_space_operations with noop_dirty_folio
page: next (older) | prev (newer) | latest
- recent:[subjects (threaded)|topics (new)|topics (active)]
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox