messages from 2026-10-01 22:43:54 to 2026-10-09 20:52:32 UTC [more...]
[PATCH v4 0/3] cxl: dport fixes from sashiko reports
2026-10-09 20:52 UTC (4+ messages)
` [PATCH v4 3/3] cxl/port: Attach endpoints to a dport under the lock that pins it
[PATCH 0/7] cxl/region: Refactor cxl_port_setup_targets()
2026-10-09 20:24 UTC (8+ messages)
` [PATCH 1/7] cxl: Add interleave encoding validity helpers
` [PATCH 2/7] cxl/region: Name the interleave locals in cxl_port_setup_targets()
` [PATCH 3/7] cxl/region: Factor out cxl_port_peer_distance()
` [PATCH 4/7] cxl/region: Factor out cxl_port_parent_interleave()
` [PATCH 5/7] cxl/region: Factor out cxl_port_calc_interleave()
` [PATCH 6/7] cxl/region: Factor out cxl_port_setup_decoder()
` [PATCH 7/7] cxl/region: Factor out cxl_port_add_target()
[PATCH v2 0/3] cxl/pci: Fix the GPF DVSEC setup path
2026-10-09 19:03 UTC (9+ messages)
` [PATCH v2 1/3] cxl/pci: Use the Device GPF DVSEC for restricted endpoints
` [PATCH v2 2/3] cxl/pci: Program the Port GPF timeouts before caching the DVSEC
` [PATCH v2 3/3] cxl/pci: Update only the Port GPF timeout fields
[RFC PATCH v2 0/3] cxl: Provide explicit RAM region creation for Type-2 providers
2026-10-09 18:34 UTC (5+ messages)
` [RFC PATCH v2 1/3] cxl/mem: Separate provider registration from region attachment
` [RFC PATCH v2 2/3] cxl/mem: Add explicit RAM region creation for providers
` [RFC PATCH v2 3/3] cxl/test: Exercise explicit Type-2 RAM region creation
[PATCH 0/3] cxl: Fix link latency calculations and QTG latency units
2026-10-09 18:27 UTC (12+ messages)
` [PATCH 1/3] cxl/port: Convert PCIe link latency to nanoseconds
` [PATCH 2/3] cxl: Account for link width in latency calculation
` [PATCH 3/3] cxl/acpi: Convert QTG _DSM latencies to picoseconds
[PATCH v2 0/4] Type2 multipf support
2026-10-09 16:57 UTC (26+ messages)
` [PATCH v2 1/4] driver core: Check for supplier requiring PM at link creation
` [PATCH v2 2/4] cxl/region: Add region reference in memdev attach
` [PATCH v2 3/4] cxl/memdev: Add support for multi PF devices
` [PATCH v2 4/4] sfc: add multipf support
[PATCH v14 00/16] PCI/CXL: Add CXL reset support for Type 2 devices
2026-10-09 14:41 UTC (37+ messages)
` [PATCH v14 01/16] cxl: Drop stale decoder interleave limit comment
` [PATCH v14 02/16] cxl: Share CXL port upstream PCI device lookup
` [PATCH v14 03/16] cxl: Move decoder declarations to shared header
` [PATCH v14 04/16] cxl: Embed decoder configuration in a standalone structure
` [PATCH v14 05/16] cxl: Introduce reusable HDM decoder settings
` [PATCH v14 06/16] cxl: Move HDM decoder helpers to built-in resource code
` [PATCH v14 07/16] cxl: Share HDM decoder register unpacking
` [PATCH v14 08/16] cxl: Reject overflowing HDM decoder ranges
` [PATCH v14 09/16] cxl: Refresh cached PCI HDM decoder settings
` [PATCH v14 10/16] cxl: Cache endpoint HDM state during PCI enumeration
` [PATCH v14 12/16] cxl: Validate and synchronize HDM ranges around reset
` [PATCH v14 14/16] cxl: Restore CXL state after PCI reset
[PATCH v2 0/8] fuse: DAX device based extent maps (famfs)
2026-10-09 10:39 UTC (14+ messages)
` [PATCH v2 2/8] fuse: add helpers for EIO return value with kernel message
` [PATCH v2 3/8] fuse: support 64 bit, server allocated backing ID
[PATCH v4 0/9] fuse: DAX device based extent maps (famfs)
2026-10-09 7:36 UTC (16+ messages)
` [PATCH v4 1/9] dax: add fsdev_dax_from_file()
` [PATCH v4 2/9] dax: use READ_ONCE() in dax_holder()
` [PATCH v4 3/9] fuse: add helpers for EIO return value with kernel message
` [PATCH v4 4/9] fuse: support 64 bit, server allocated backing ID
` [PATCH v4 5/9] fuse: support opening 64 bit "
` [PATCH v4 6/9] fuse: add support for opening dax device as backing
` [PATCH v4 7/9] fuse: add extent map data structure
` [PATCH v4 8/9] fuse: add extent map I/O support
` [PATCH v4 9/9] fuse: add support for striped backing
[PATCH v5 00/27] vfio/pci: Add CXL Type-2 device passthrough support
2026-10-09 6:15 UTC (54+ messages)
` [PATCH v5 02/27] cxl/regs: Let a BAR-owning driver own the component register block
` [PATCH v5 03/27] cxl: Move component register defines to uapi/cxl/cxl_regs.h
` [PATCH v5 04/27] cxl: Add cxl_reset_dvsec_sequence() for vfio-pci
` [PATCH v5 08/27] vfio/pci: Fall back to plain vfio-pci when CXL init fails
` [PATCH v5 09/27] vfio/pci: Add a generic excluded-range list
` [PATCH v5 11/27] vfio/pci: Virtualize the CXL DVSEC in vfio_pci_config.c
` [PATCH v5 12/27] vfio/pci: Call the CXL open and close hooks around device use
` [PATCH v5 13/27] vfio/pci: Bracket PCI resets with the CXL reset hooks
` [PATCH v5 16/27] vfio/cxl: Create the CXL memdev and set media ready at bind
` [PATCH v5 17/27] vfio/cxl: Own the whole component register BAR
` [PATCH v5 18/27] vfio/cxl: Expose the HDM memory region to the guest
` [PATCH v5 20/27] vfio/cxl: Expose the HDM decoder registers read-only "
` [PATCH v5 22/27] vfio/cxl: Clear the HDM access gate after a hot reset
` [PATCH v5 25/27] vfio/cxl: Run the CXL reset at the vfio reset points
` [PATCH v5 26/27] Documentation: vfio-pci: Document CXL Type-2 device passthrough
[PATCH v14 16/16] PCI/CXL: Restore CXL state after CXL bus reset
2026-10-08 23:35 UTC (2+ messages)
[PATCH v14 13/16] PCI/CXL: Reject reset with unsafe function scope
2026-10-08 23:33 UTC (2+ messages)
[PATCH v15 0/8] DCD Prep Series
2026-10-08 21:29 UTC (21+ messages)
` [PATCH v15 1/8] cxl/mbox: Flag support for Dynamic Capacity Devices (DCD)
` [PATCH v15 2/8] cxl/mem: Read dynamic capacity configuration from the device
` [PATCH v15 3/8] cxl/cdat: Gather DSMAS data for DCD partitions
` [PATCH v15 4/8] cxl/events: Split event msgnum configuration from irq setup
` [PATCH v15 5/8] cxl/pci: Factor out interrupt policy check
` [PATCH v15 6/8] cxl/mem: Configure dynamic capacity interrupts
` [PATCH v15 7/8] cxl/core: Enforce partition order/simplify partition calls
` [PATCH v15 8/8] Documentation/cxl: Document DPA partition layout and ordering rules
[PATCH v3 0/9] fuse: DAX device based extent maps (famfs)
2026-10-08 6:58 UTC (23+ messages)
` [PATCH v3 1/9] dax: replace exported dax_dev_get() with non-allocating dax_dev_find()
` [PATCH v3 2/9] dax: use READ_ONCE() in dax_holder()
` [PATCH v3 3/9] fuse: add helpers for EIO return value with kernel message
` [PATCH v3 4/9] fuse: support 64 bit, server allocated backing ID
` [PATCH v3 5/9] fuse: support opening 64 bit "
` [PATCH v3 6/9] fuse: add support for opening dax device as backing
` [PATCH v3 7/9] fuse: add extent map data structure
` [PATCH v3 8/9] fuse: add extent map I/O support
` [PATCH v3 9/9] fuse: add support for striped backing
[PATCH 0/3] cxl/pci: Fix the GPF DVSEC setup path
2026-10-08 3:15 UTC (4+ messages)
` [PATCH 3/3] cxl/pci: Update only the Port GPF timeout fields
[PATCH] dax: use assign_bit() where applicable
2026-10-08 3:00 UTC (6+ messages)
fs_put_dax() vs. dax_holder_notify_failure() race
2026-10-07 19:49 UTC (2+ messages)
[RFC PATCH 0/4] PCI/TSM: Resolve TDISP coherent (CXL) ranges from precommitted HDM decoders
2026-10-07 19:27 UTC (8+ messages)
` [RFC PATCH 1/4] PCI/TSM: Create MMIO descriptors via TDISP Report
` [RFC PATCH 2/4] PCI/CXL: Populate and insert/remove pdev->coh_resource[]
` [RFC PATCH 3/4] PCI/TSM: Derive the coherent-range IPA from CXL
` [RFC PATCH 4/4] PCI/TSM: Support multiple coherent ranges via coh_idx
[ndctl PATCH] cxl/test: Add ELC MCE alias retirement tests
2026-10-06 3:09 UTC (4+ messages)
[RESEND PATCH v4 00/11] perf/cxlpmu: Misc sashiko raised issues fixes
2026-10-04 22:09 UTC (2+ messages)
[PATCH v6 00/17] iommu/arm-smmu-v3: Quarantine device upon ATC invalidation timeout
2026-10-04 16:50 UTC (2+ messages)
Poor memory bandwidth performance between NUMA nodes
2026-10-03 4:53 UTC (8+ messages)
[PATCH v13 00/15] PCI/CXL: Add CXL reset support for Type 2 devices
2026-10-01 23:58 UTC (32+ messages)
` [PATCH v13 03/15] cxl: Move HDM decoder programming helpers
` [PATCH v13 05/15] cxl: Introduce reusable HDM decoder settings
` [PATCH v13 06/15] cxl: Make HDM reset helpers available to built-in PCI code
` [PATCH v13 07/15] cxl: Share HDM decoder register unpacking
` [PATCH v13 08/15] cxl: Refresh cached PCI HDM decoder settings
` [PATCH v13 09/15] cxl: Cache endpoint HDM state during PCI enumeration
` [PATCH v13 10/15] cxl: Add CXL Device Reset sequencing
` [PATCH v13 11/15] cxl: Validate and synchronize HDM ranges around reset
` [PATCH v13 13/15] cxl: Restore CXL state after PCI reset
page: next (older) | prev (newer) | latest
- recent:[subjects (threaded)|topics (new)|topics (active)]
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox