From: Dave Jiang <dave.jiang@intel.com>
To: Linus Torvalds <torvalds@linux-foundation.org>
Cc: "linux-cxl@vger.kernel.org" <linux-cxl@vger.kernel.org>,
Dan Williams <djbw@kernel.org>,
Jonathan Cameron <jic23@kernel.org>,
Davidlohr Bueso <dave@stgolabs.net>,
Alison Schofield <alison.schofield@intel.com>,
Vishal Verma <vishal.l.verma@intel.com>,
Ira Weiny <iweiny@kernel.org>, Li Ming <ming.li@zohomail.com>
Subject: [GIT PULL] Compute Express Link (CXL) changes for 7.2
Date: Thu, 18 Jun 2026 11:27:39 -0700 [thread overview]
Message-ID: <a2506e5e-9159-4f8e-86de-4a11e88522a8@intel.com> (raw)
Hi Linus, please pull from:
git://git.kernel.org/pub/scm/linux/kernel/git/cxl/cxl.git tags/cxl-for-7.2
...to receive a collection of CXL fixes and changes, including an update to
MAITAINERS to add Ming Li as a CXL subsystem reviewer. There's also a series
to introduce devm_cxl_probe_mem() core API in order to pave the way for CXL
type2 device drivers to setup and retrieve CXL region resource during probe.
These have all appeared in -next for a few days with no reported issues.
---
The following changes since commit e43ffb69e0438cddd72aaa30898b4dc446f664f8:
Linux 7.1-rc6 (2026-05-31 15:14:24 -0700)
are available in the Git repository at:
git://git.kernel.org/pub/scm/linux/kernel/git/cxl/cxl.git tags/cxl-for-7.2
for you to fetch changes up to f72af41a43e16276c46d44cf8a833cc0f9ba9d48:
Merge branch 'for-7.2/cxl-type2-attach-region' into cxl-for-next (2026-06-12 13:47:53 -0700)
----------------------------------------------------------------
CXL changes for v7.2
Introduce devm_cxl_probe_mem(), in prep for type2 basic enabling:
cxl: Add dummy function for cxl_memdev_attach_region for !CONFIG_CXL_REGION
cxl/region: Introduce devm_cxl_probe_mem()
cxl/memdev: Introduce cxl_class_memdev_type
cxl/memdev: Pin parents for entire memdev lifetime
cxl/region: Resolve region deletion races
cxl/region: Block region delete during region creation
CXL Misc:
cxl/region: Fill first free targets[] slot during auto-discovery
cxl/region: Fix out-of-bounds access in cxl_cancel_auto_attach()
tools/testing/cxl: Resolve auto-region decoder targets like real HW
cxl: Align interleave decode/encode helpers with their callers
cxl/test: Add check after kzalloc() memory in alloc_mock_res()
cxl/test: Unregister cxl_acpi in cxl_test_init() error path
cxl/test: Zero out LSA backing memory to avoid leaking to user
cxl/test: Fix integer overflow in mock LSA bounds checks
cxl/test: Verify cmd->size_in before accessing payload
cxl/port: update reference to removed CONFIG_PROVE_CXL_LOCKING
cxl/region: Avoid variable shadowing in region attach paths
cxl: Fix CXL_HEADERLOG_SIZE to match RAS Capability size
cxl/test: Fix __fortify_panic
cxl/fwctl: Fix __fortify_panic
MAINTAINERS: Add CXL reviewer
cxl/test: Enforce PMD alignment for volatile mock regions
cxl/region: Validate partition index before array access
cxl/memdev: Hold memdev lock during memdev poison injection/clear
CXL PCI fixes:
cxl/pci: Convert PCIBIOS errors to errno on DVSEC config accesses
cxl/pci: Fix the incorrect check of pci_read_config_word() return
----------------------------------------------------------------
Alison Schofield (3):
MAINTAINERS: Add CXL reviewer
cxl/region: Avoid variable shadowing in region attach paths
cxl: Align interleave decode/encode helpers with their callers
Dan Williams (7):
cxl/fwctl: Fix __fortify_panic
cxl/test: Fix __fortify_panic
cxl/region: Block region delete during region creation
cxl/region: Resolve region deletion races
cxl/memdev: Pin parents for entire memdev lifetime
cxl/memdev: Introduce cxl_class_memdev_type
cxl/region: Introduce devm_cxl_probe_mem()
Dave Jiang (10):
cxl/pci: Fix the incorrect check of pci_read_config_word() return
cxl/pci: Convert PCIBIOS errors to errno on DVSEC config accesses
cxl/test: Verify cmd->size_in before accessing payload
cxl/test: Fix integer overflow in mock LSA bounds checks
cxl/test: Zero out LSA backing memory to avoid leaking to user
cxl/test: Unregister cxl_acpi in cxl_test_init() error path
cxl/test: Add check after kzalloc() memory in alloc_mock_res()
Merge branch 'for-7.2/cxl-misc' into cxl-for-next
cxl: Add dummy function for cxl_memdev_attach_region for !CONFIG_CXL_REGION
Merge branch 'for-7.2/cxl-type2-attach-region' into cxl-for-next
Ethan Nelson-Moore (1):
cxl/port: update reference to removed CONFIG_PROVE_CXL_LOCKING
Koba Ko (1):
cxl/region: Validate partition index before array access
Li Ming (3):
cxl/memdev: Hold memdev lock during memdev poison injection/clear
cxl/region: Fix out-of-bounds access in cxl_cancel_auto_attach()
cxl/region: Fill first free targets[] slot during auto-discovery
Richard Cheng (2):
cxl/test: Enforce PMD alignment for volatile mock regions
tools/testing/cxl: Resolve auto-region decoder targets like real HW
Terry Bowman (1):
cxl: Fix CXL_HEADERLOG_SIZE to match RAS Capability size
MAINTAINERS | 1 +
drivers/cxl/acpi.c | 10 +-
drivers/cxl/core/core.h | 2 +
drivers/cxl/core/features.c | 2 +-
drivers/cxl/core/memdev.c | 20 ++-
drivers/cxl/core/pci.c | 26 ++--
drivers/cxl/core/port.c | 7 +-
drivers/cxl/core/ras.c | 27 +++-
drivers/cxl/core/region.c | 270 +++++++++++++++++++++++++--------
drivers/cxl/core/trace.h | 24 ++-
drivers/cxl/cxl.h | 28 +++-
drivers/cxl/cxlmem.h | 34 ++++-
drivers/cxl/mem.c | 105 ++++++++++---
drivers/cxl/pci.c | 2 +-
drivers/cxl/port.c | 2 +-
include/cxl/cxl.h | 3 +
tools/testing/cxl/test/cxl.c | 41 +++--
tools/testing/cxl/test/cxl_translate.c | 2 +-
tools/testing/cxl/test/mem.c | 47 ++++--
19 files changed, 495 insertions(+), 158 deletions(-)
next reply other threads:[~2026-06-18 18:27 UTC|newest]
Thread overview: 2+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-06-18 18:27 Dave Jiang [this message]
2026-06-19 0:09 ` [GIT PULL] Compute Express Link (CXL) changes for 7.2 pr-tracker-bot
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=a2506e5e-9159-4f8e-86de-4a11e88522a8@intel.com \
--to=dave.jiang@intel.com \
--cc=alison.schofield@intel.com \
--cc=dave@stgolabs.net \
--cc=djbw@kernel.org \
--cc=iweiny@kernel.org \
--cc=jic23@kernel.org \
--cc=linux-cxl@vger.kernel.org \
--cc=ming.li@zohomail.com \
--cc=torvalds@linux-foundation.org \
--cc=vishal.l.verma@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox