Linux CXL
 help / color / mirror / Atom feed
From: "Cheatham, Benjamin" <benjamin.cheatham@amd.com>
To: Dave Jiang <dave.jiang@intel.com>
Cc: <dave@stgolabs.net>, <jonathan.cameron@huawei.com>,
	<alison.schofield@intel.com>, <vishal.l.verma@intel.com>,
	<ira.weiny@intel.com>, <dan.j.williams@intel.com>,
	<linux-cxl@vger.kernel.org>
Subject: Re: [PATCH v2] cxl/region: Add support to indicate region has extended linear cache
Date: Tue, 21 Oct 2025 14:53:29 -0500	[thread overview]
Message-ID: <beb4a761-c7f8-44d2-80c0-99ef0a20e811@amd.com> (raw)
In-Reply-To: <20251017222536.4160645-1-dave.jiang@intel.com>

On 10/17/2025 5:25 PM, Dave Jiang wrote:
> Add a region sysfs attribute to show the size of the extended linear
> cache if there is any. The attribute is invisible when the cache
> size is 0, which indicates it does not exist.
> 
> Moved the cxl_region_visible() location in order to pick up the
> new sysfs attribute definition.
> 
> Signed-off-by: Dave Jiang <dave.jiang@intel.com>
> ---
> v2:
> - Add documentation. (Alison)
> ---
>  Documentation/ABI/testing/sysfs-bus-cxl |  8 ++++
>  drivers/cxl/core/region.c               | 63 +++++++++++++++++++------
>  2 files changed, 56 insertions(+), 15 deletions(-)
> 
> diff --git a/Documentation/ABI/testing/sysfs-bus-cxl b/Documentation/ABI/testing/sysfs-bus-cxl
> index 6b4e8c7a963d..8d529d68dfcd 100644
> --- a/Documentation/ABI/testing/sysfs-bus-cxl
> +++ b/Documentation/ABI/testing/sysfs-bus-cxl
> @@ -498,6 +498,14 @@ Description:
>  		there is no guarantee that a free followed by an allocate
>  		results in the same address being allocated.
>  
> +What:		/sys/bus/cxl/devices/regionZ/extended_linear_cache_size
> +Date:		October, 2025
> +KernelVersion:	v6.19
> +Contact:	linux-cxl@vger.kernel.org
> +Description:
> +		(RO) The size of extended linear cache if there is one present.

s/if there is one present/if present

> +		The region 'size' attribute would reflect the total size where
> +		the CXL region size plus the extended linear cache size.

Bit messy, maybe: "The region 'size' attribute is the CXL region size plus the extended linear cache size."

You should probably add a blurb to the size attribute's description about the extended linear cache size.
Changing the meaning of the size attribute outside its own description seems wrong.

At that point you could probably drop the second sentence altogether (I'll leave that one up to you though).

>  
>  What:		/sys/bus/cxl/devices/regionZ/mode
>  Date:		January, 2023
> diff --git a/drivers/cxl/core/region.c b/drivers/cxl/core/region.c
> index b06fee1978ba..531f790b9510 100644
> --- a/drivers/cxl/core/region.c
> +++ b/drivers/cxl/core/region.c
> @@ -461,21 +461,6 @@ static ssize_t commit_show(struct device *dev, struct device_attribute *attr,
>  }
>  static DEVICE_ATTR_RW(commit);
>  
> -static umode_t cxl_region_visible(struct kobject *kobj, struct attribute *a,
> -				  int n)
> -{
> -	struct device *dev = kobj_to_dev(kobj);
> -	struct cxl_region *cxlr = to_cxl_region(dev);
> -
> -	/*
> -	 * Support tooling that expects to find a 'uuid' attribute for all
> -	 * regions regardless of mode.
> -	 */
> -	if (a == &dev_attr_uuid.attr && cxlr->mode != CXL_PARTMODE_PMEM)
> -		return 0444;
> -	return a->mode;
> -}
> -
>  static ssize_t interleave_ways_show(struct device *dev,
>  				    struct device_attribute *attr, char *buf)
>  {
> @@ -754,6 +739,21 @@ static ssize_t size_show(struct device *dev, struct device_attribute *attr,
>  }
>  static DEVICE_ATTR_RW(size);
>  
> +static ssize_t extended_linear_cache_size_show(struct device *dev,
> +					       struct device_attribute *attr,
> +					       char *buf)
> +{
> +	struct cxl_region *cxlr = to_cxl_region(dev);
> +	struct cxl_region_params *p = &cxlr->params;
> +	ssize_t rc;
> +
> +	ACQUIRE(rwsem_read_intr, rwsem)(&cxl_rwsem.region);
> +	if ((rc = ACQUIRE_ERR(rwsem_read_intr, &rwsem)))
> +		return rc;
> +	return sysfs_emit(buf, "%#llx\n", p->cache_size);
> +}
> +static DEVICE_ATTR_RO(extended_linear_cache_size);
> +
>  static struct attribute *cxl_region_attrs[] = {
>  	&dev_attr_uuid.attr,
>  	&dev_attr_commit.attr,
> @@ -762,14 +762,44 @@ static struct attribute *cxl_region_attrs[] = {
>  	&dev_attr_resource.attr,
>  	&dev_attr_size.attr,
>  	&dev_attr_mode.attr,
> +	&dev_attr_extended_linear_cache_size.attr,
>  	NULL,
>  };
>  
> +static umode_t cxl_region_visible(struct kobject *kobj, struct attribute *a,
> +				  int n)
> +{
> +	struct device *dev = kobj_to_dev(kobj);
> +	struct cxl_region *cxlr = to_cxl_region(dev);
> +
> +	/*
> +	 * Support tooling that expects to find a 'uuid' attribute for all
> +	 * regions regardless of mode.
> +	 */
> +	if (a == &dev_attr_uuid.attr && cxlr->mode != CXL_PARTMODE_PMEM)
> +		return 0444;
> +
> +	/*
> +	 * Don't dispaly extended linear cache attribute if there is no
> +	 * extended linear cache.
> +	 */
> +	if (a == &dev_attr_extended_linear_cache_size.attr &&
> +	    cxlr->params.cache_size == 0)
> +		return 0;
> +
> +	return a->mode;
> +}
> +
>  static const struct attribute_group cxl_region_group = {
>  	.attrs = cxl_region_attrs,
>  	.is_visible = cxl_region_visible,
>  };
>  
> +static const struct attribute_group *get_cxl_region_group(void)
> +{
> +	return &cxl_region_group;
> +}
> +

Why introduce this function instead of using &cxl_region_group directly? I see there's
a precedent with the target group functions, but only get_cxl_region_target_group() needs
the function. The other two (get_cxl_region_accessX_group()) are only ever called after
the attribute definition and should probably get cleaned up at some point.

>  static size_t show_targetN(struct cxl_region *cxlr, char *buf, int pos)
>  {
>  	struct cxl_region_params *p = &cxlr->params;
> @@ -3478,6 +3508,9 @@ static int __construct_region(struct cxl_region *cxlr,
>  		dev_warn(cxlmd->dev.parent,
>  			 "Extended linear cache calculation failed rc:%d\n", rc);
>  	}
> +	rc = sysfs_update_group(&cxlr->dev.kobj, get_cxl_region_group());

Missing whitespace above this line?

Thanks,
Ben

> +	if (rc)
> +		return rc;
>  
>  	rc = insert_resource(cxlrd->res, res);
>  	if (rc) {
> 
> base-commit: a4bbb493a3247ef32f6191fd8b2a0657139f8e08


  reply	other threads:[~2025-10-21 19:53 UTC|newest]

Thread overview: 3+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2025-10-17 22:25 [PATCH v2] cxl/region: Add support to indicate region has extended linear cache Dave Jiang
2025-10-21 19:53 ` Cheatham, Benjamin [this message]
2025-10-21 22:30   ` Dave Jiang

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=beb4a761-c7f8-44d2-80c0-99ef0a20e811@amd.com \
    --to=benjamin.cheatham@amd.com \
    --cc=alison.schofield@intel.com \
    --cc=dan.j.williams@intel.com \
    --cc=dave.jiang@intel.com \
    --cc=dave@stgolabs.net \
    --cc=ira.weiny@intel.com \
    --cc=jonathan.cameron@huawei.com \
    --cc=linux-cxl@vger.kernel.org \
    --cc=vishal.l.verma@intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox