From: Krzysztof Kozlowski <krzk@kernel.org>
To: Claudiu <claudiu.beznea@tuxon.dev>,
bhelgaas@google.com, lpieralisi@kernel.org,
kwilczynski@kernel.org, mani@kernel.org, robh@kernel.org,
krzk+dt@kernel.org, conor+dt@kernel.org, geert+renesas@glider.be,
magnus.damm@gmail.com, p.zabel@pengutronix.de
Cc: linux-pci@vger.kernel.org, linux-renesas-soc@vger.kernel.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com>,
Wolfram Sang <wsa+renesas@sang-engineering.com>
Subject: Re: [PATCH v4 6/6] arm64: defconfig: Enable PCIe for the Renesas RZ/G3S SoC
Date: Fri, 12 Sep 2025 15:41:46 +0200 [thread overview]
Message-ID: <025bc9f5-bc65-45d6-adfb-740473d6b097@kernel.org> (raw)
In-Reply-To: <20250912122444.3870284-7-claudiu.beznea.uj@bp.renesas.com>
On 12/09/2025 14:24, Claudiu wrote:
> From: Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com>
>
> Enable PCIe for the Renesas RZ/G3S SoC.
>
> Tested-by: Wolfram Sang <wsa+renesas@sang-engineering.com>
...
> @@ -230,6 +230,7 @@ CONFIG_PCIE_MEDIATEK_GEN3=m
> CONFIG_PCI_TEGRA=y
> CONFIG_PCIE_RCAR_HOST=y
> CONFIG_PCIE_RCAR_EP=y
> +CONFIG_PCIE_RENESAS_RZG3S_HOST=y
You really cannot test defconfig, either...
Best regards,
Krzysztof
prev parent reply other threads:[~2025-09-12 13:41 UTC|newest]
Thread overview: 22+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-09-12 12:24 [PATCH v4 0/6] PCI: rzg3s-host: Add PCIe driver for Renesas RZ/G3S SoC Claudiu
2025-09-12 12:24 ` [PATCH v4 1/6] dt-bindings: PCI: renesas,r9a08g045s33-pcie: Add documentation for the PCIe IP on Renesas RZ/G3S Claudiu
2025-09-12 13:41 ` Krzysztof Kozlowski
2025-09-12 13:45 ` Claudiu Beznea
2025-09-12 12:24 ` [PATCH v4 2/6] PCI: rzg3s-host: Add Renesas RZ/G3S SoC host driver Claudiu
2025-09-19 8:45 ` Manivannan Sadhasivam
2025-09-19 9:28 ` Claudiu Beznea
2025-09-29 17:35 ` Manivannan Sadhasivam
2025-09-12 12:24 ` [PATCH v4 3/6] arm64: dts: renesas: r9a08g045: Add PCIe node Claudiu
2025-09-26 9:45 ` Geert Uytterhoeven
2025-09-12 12:24 ` [PATCH v4 4/6] arm64: dts: renesas: rzg3s-smarc-som: Update dma-ranges for PCIe Claudiu
2025-09-18 9:09 ` Geert Uytterhoeven
2025-09-18 9:47 ` Claudiu Beznea
2025-09-18 10:00 ` Geert Uytterhoeven
2025-09-19 7:38 ` Claudiu Beznea
2025-09-19 7:53 ` Biju Das
2025-09-19 8:25 ` Manivannan Sadhasivam
2025-09-19 8:48 ` Claudiu Beznea
2025-09-12 12:24 ` [PATCH v4 5/6] arm64: dts: renesas: rzg3s-smarc: Enable PCIe Claudiu
2025-09-26 9:49 ` Geert Uytterhoeven
2025-09-12 12:24 ` [PATCH v4 6/6] arm64: defconfig: Enable PCIe for the Renesas RZ/G3S SoC Claudiu
2025-09-12 13:41 ` Krzysztof Kozlowski [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=025bc9f5-bc65-45d6-adfb-740473d6b097@kernel.org \
--to=krzk@kernel.org \
--cc=bhelgaas@google.com \
--cc=claudiu.beznea.uj@bp.renesas.com \
--cc=claudiu.beznea@tuxon.dev \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=geert+renesas@glider.be \
--cc=krzk+dt@kernel.org \
--cc=kwilczynski@kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linux-renesas-soc@vger.kernel.org \
--cc=lpieralisi@kernel.org \
--cc=magnus.damm@gmail.com \
--cc=mani@kernel.org \
--cc=p.zabel@pengutronix.de \
--cc=robh@kernel.org \
--cc=wsa+renesas@sang-engineering.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox