From: Monish Chunara <monish.chunara@oss.qualcomm.com>
To: sashiko-reviews@lists.linux.dev
Cc: conor+dt@kernel.org, devicetree@vger.kernel.org, robh@kernel.org
Subject: Re: [PATCH 3/4] arm64: dts: qcom: Add SD Card support for Glymur SoC
Date: Thu, 2 Jul 2026 15:16:10 +0530 [thread overview]
Message-ID: <0261818a-0aef-49ca-9884-ffbcf2968b22@oss.qualcomm.com> (raw)
In-Reply-To: <20260610112607.62D8F1F00898@smtp.kernel.org>
On 6/10/2026 4:56 PM, sashiko-bot@kernel.org wrote:
> Thank you for your contribution! Sashiko AI review found 1 potential issue(s) to consider:
> - [Medium] Missing `resets` hardware reset property for the `sdhc_2` node
> --
>
> commit 3328d962d23c195e0ded6a5fa736fc357bc968ef
> Author: Monish Chunara <monish.chunara@oss.qualcomm.com>
>
> arm64: dts: qcom: Add SD Card support for Glymur SoC
>
> This commit adds support for the SD card on the Glymur SoC and enables
> the required pinctrl configurations.
>
>> diff --git a/arch/arm64/boot/dts/qcom/glymur.dtsi b/arch/arm64/boot/dts/qcom/glymur.dtsi
>> index 20b49af7298e9..0989fe39e7ef7 100644
>> --- a/arch/arm64/boot/dts/qcom/glymur.dtsi
>> +++ b/arch/arm64/boot/dts/qcom/glymur.dtsi
> [ ... ]
>> @@ -3927,6 +3927,57 @@ lpass_ag_noc: interconnect@7e40000 {
>> #interconnect-cells = <2>;
>> };
>>
>> + sdhc_2: mmc@8804000 {
>> + compatible = "qcom,glymur-sdhci", "qcom,sdhci-msm-v5";
>> +
>
> [Severity: Medium]
> Should this node include the resets = <&gcc GCC_SDCC2_BCR>; property?
>
> The SDHCI-MSM driver typically uses the core_reset (fetched via the resets
> device tree property) to explicitly reset the SDHC hardware block during probe,
> ensuring it is in a clean and known state.
>
> Although the driver requests the reset as optional, omitting it means the
> kernel cannot reset the controller. Could this lead to unpredictable controller
> behavior or probe failures if the bootloader leaves the block in an
> inconsistent state?
>
Updated in v2 : https://lore.kernel.org/all/20260702094056.3755467-1-mchunara@oss.qualcomm.com/
Thanks and Regards,
Monish
next prev parent reply other threads:[~2026-07-02 9:46 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-06-10 11:15 [PATCH 0/4] arm64: dts: qcom: Add SD card support for Glymur Monish Chunara
2026-06-10 11:15 ` [PATCH 1/4] arm64: dts: qcom: glymur-crd: Update VREG l2b_e0 and l9b_e0 voltage for SD-card Monish Chunara
2026-06-11 8:58 ` Konrad Dybcio
2026-06-10 11:15 ` [PATCH 2/4] dt-bindings: mmc: sdhci-msm: Document the Glymur compatible Monish Chunara
2026-06-10 11:17 ` Krzysztof Kozlowski
2026-06-10 11:15 ` [PATCH 3/4] arm64: dts: qcom: Add SD Card support for Glymur SoC Monish Chunara
2026-06-10 11:26 ` sashiko-bot
2026-07-02 9:46 ` Monish Chunara [this message]
2026-06-11 9:04 ` Konrad Dybcio
2026-06-12 6:06 ` Dmitry Baryshkov
2026-07-02 9:54 ` Monish Chunara
2026-06-10 11:15 ` [PATCH 4/4] arm64: dts: qcom: Enable SD card for Glymur CRD Monish Chunara
2026-06-12 6:07 ` Dmitry Baryshkov
2026-07-02 9:45 ` Monish Chunara
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=0261818a-0aef-49ca-9884-ffbcf2968b22@oss.qualcomm.com \
--to=monish.chunara@oss.qualcomm.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=robh@kernel.org \
--cc=sashiko-reviews@lists.linux.dev \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox