From: Daniel Lezcano <daniel.lezcano@linaro.org>
To: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>,
olof@lixom.net, arnd@arndb.de, robh+dt@kernel.org,
tglx@linutronix.de, jason@lakedaemon.net, marc.zyngier@arm.com,
gregkh@linuxfoundation.org, jslaby@suse.com
Cc: linux-unisoc@lists.infradead.org, afaerber@suse.de,
linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org, devicetree@vger.kernel.org,
linux-serial@vger.kernel.org, amit.kucheria@linaro.org,
linus.walleij@linaro.org, zhao_steven@263.net
Subject: Re: [PATCH v4 11/15] clocksource: Add clock driver for RDA8810PL SoC
Date: Wed, 12 Dec 2018 16:07:53 +0100 [thread overview]
Message-ID: <0b90a179-aa4b-57f7-0874-996d5c535ea9@linaro.org> (raw)
In-Reply-To: <20181210173550.29643-12-manivannan.sadhasivam@linaro.org>
On 10/12/2018 18:35, Manivannan Sadhasivam wrote:
> Add clock driver for RDA Micro RDA8810PL SoC supporting OSTIMER
> and HWTIMER.
>
> RDA8810PL has two independent timers: OSTIMER (56 bit) and HWTIMER
> (64 bit). Each timer provides optional interrupt support. In this
> driver, OSTIMER is used for clockevents and HWTIMER is used for
> clocksource.
>
> Signed-off-by: Andreas Färber <afaerber@suse.de>
> Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
The driver looks good to me. Do you want me to pick it up via my tree?
> ---
> drivers/clocksource/Kconfig | 8 ++
> drivers/clocksource/Makefile | 1 +
> drivers/clocksource/timer-rda.c | 195 ++++++++++++++++++++++++++++++++
> 3 files changed, 204 insertions(+)
> create mode 100644 drivers/clocksource/timer-rda.c
>
> diff --git a/drivers/clocksource/Kconfig b/drivers/clocksource/Kconfig
> index 55c77e44bb2d..598b592e03d7 100644
> --- a/drivers/clocksource/Kconfig
> +++ b/drivers/clocksource/Kconfig
> @@ -105,6 +105,14 @@ config OWL_TIMER
> help
> Enables the support for the Actions Semi Owl timer driver.
>
> +config RDA_TIMER
> + bool "RDA timer driver" if COMPILE_TEST
> + depends on GENERIC_CLOCKEVENTS
> + select CLKSRC_MMIO
> + select TIMER_OF
> + help
> + Enables the support for the RDA Micro timer driver.
> +
> config SUN4I_TIMER
> bool "Sun4i timer driver" if COMPILE_TEST
> depends on HAS_IOMEM
> diff --git a/drivers/clocksource/Makefile b/drivers/clocksource/Makefile
> index dd9138104568..150020a90707 100644
> --- a/drivers/clocksource/Makefile
> +++ b/drivers/clocksource/Makefile
> @@ -57,6 +57,7 @@ obj-$(CONFIG_OXNAS_RPS_TIMER) += timer-oxnas-rps.o
> obj-$(CONFIG_OWL_TIMER) += timer-owl.o
> obj-$(CONFIG_SPRD_TIMER) += timer-sprd.o
> obj-$(CONFIG_NPCM7XX_TIMER) += timer-npcm7xx.o
> +obj-$(CONFIG_RDA_TIMER) += timer-rda.o
>
> obj-$(CONFIG_ARC_TIMERS) += arc_timer.o
> obj-$(CONFIG_ARM_ARCH_TIMER) += arm_arch_timer.o
> diff --git a/drivers/clocksource/timer-rda.c b/drivers/clocksource/timer-rda.c
> new file mode 100644
> index 000000000000..fd1199c189bf
> --- /dev/null
> +++ b/drivers/clocksource/timer-rda.c
> @@ -0,0 +1,195 @@
> +// SPDX-License-Identifier: GPL-2.0+
> +/*
> + * RDA8810PL SoC timer driver
> + *
> + * Copyright RDA Microelectronics Company Limited
> + * Copyright (c) 2017 Andreas Färber
> + * Copyright (c) 2018 Manivannan Sadhasivam
> + *
> + * RDA8810PL has two independent timers: OSTIMER (56 bit) and HWTIMER (64 bit).
> + * Each timer provides optional interrupt support. In this driver, OSTIMER is
> + * used for clockevents and HWTIMER is used for clocksource.
> + */
> +
> +#include <linux/init.h>
> +#include <linux/interrupt.h>
> +
> +#include "timer-of.h"
> +
> +#define RDA_OSTIMER_LOADVAL_L 0x000
> +#define RDA_OSTIMER_CTRL 0x004
> +#define RDA_HWTIMER_LOCKVAL_L 0x024
> +#define RDA_HWTIMER_LOCKVAL_H 0x028
> +#define RDA_TIMER_IRQ_MASK_SET 0x02c
> +#define RDA_TIMER_IRQ_MASK_CLR 0x030
> +#define RDA_TIMER_IRQ_CLR 0x034
> +
> +#define RDA_OSTIMER_CTRL_ENABLE BIT(24)
> +#define RDA_OSTIMER_CTRL_REPEAT BIT(28)
> +#define RDA_OSTIMER_CTRL_LOAD BIT(30)
> +
> +#define RDA_TIMER_IRQ_MASK_OSTIMER BIT(0)
> +
> +#define RDA_TIMER_IRQ_CLR_OSTIMER BIT(0)
> +
> +static int rda_ostimer_start(void __iomem *base, bool periodic, u64 cycles)
> +{
> + u32 ctrl, load_l;
> +
> + load_l = (u32)cycles;
> + ctrl = ((cycles >> 32) & 0xffffff);
> + ctrl |= RDA_OSTIMER_CTRL_LOAD | RDA_OSTIMER_CTRL_ENABLE;
> + if (periodic)
> + ctrl |= RDA_OSTIMER_CTRL_REPEAT;
> + /* Enable ostimer interrupt first */
> + writel_relaxed(RDA_TIMER_IRQ_MASK_OSTIMER,
> + base + RDA_TIMER_IRQ_MASK_SET);
> +
> + /* Write low 32 bits first, high 24 bits are with ctrl */
> + writel_relaxed(load_l, base + RDA_OSTIMER_LOADVAL_L);
> + writel_relaxed(ctrl, base + RDA_OSTIMER_CTRL);
> +
> + return 0;
> +}
> +
> +static int rda_ostimer_stop(void __iomem *base)
> +{
> + /* Disable ostimer interrupt first */
> + writel_relaxed(RDA_TIMER_IRQ_MASK_OSTIMER,
> + base + RDA_TIMER_IRQ_MASK_CLR);
> +
> + writel_relaxed(0, base + RDA_OSTIMER_CTRL);
> +
> + return 0;
> +}
> +
> +static int rda_ostimer_set_state_shutdown(struct clock_event_device *evt)
> +{
> + struct timer_of *to = to_timer_of(evt);
> +
> + rda_ostimer_stop(timer_of_base(to));
> +
> + return 0;
> +}
> +
> +static int rda_ostimer_set_state_oneshot(struct clock_event_device *evt)
> +{
> + struct timer_of *to = to_timer_of(evt);
> +
> + rda_ostimer_stop(timer_of_base(to));
> +
> + return 0;
> +}
> +
> +static int rda_ostimer_set_state_periodic(struct clock_event_device *evt)
> +{
> + struct timer_of *to = to_timer_of(evt);
> + unsigned long cycles_per_jiffy;
> +
> + rda_ostimer_stop(timer_of_base(to));
> +
> + cycles_per_jiffy = ((unsigned long long)NSEC_PER_SEC / HZ *
> + evt->mult) >> evt->shift;
> + rda_ostimer_start(timer_of_base(to), true, cycles_per_jiffy);
> +
> + return 0;
> +}
> +
> +static int rda_ostimer_tick_resume(struct clock_event_device *evt)
> +{
> + return 0;
> +}
> +
> +static int rda_ostimer_set_next_event(unsigned long evt,
> + struct clock_event_device *ev)
> +{
> + struct timer_of *to = to_timer_of(ev);
> +
> + rda_ostimer_start(timer_of_base(to), false, evt);
> +
> + return 0;
> +}
> +
> +static irqreturn_t rda_ostimer_interrupt(int irq, void *dev_id)
> +{
> + struct clock_event_device *evt = dev_id;
> + struct timer_of *to = to_timer_of(evt);
> +
> + /* clear timer int */
> + writel_relaxed(RDA_TIMER_IRQ_CLR_OSTIMER,
> + timer_of_base(to) + RDA_TIMER_IRQ_CLR);
> +
> + if (evt->event_handler)
> + evt->event_handler(evt);
> +
> + return IRQ_HANDLED;
> +}
> +
> +static struct timer_of rda_ostimer_of = {
> + .flags = TIMER_OF_IRQ | TIMER_OF_BASE,
> +
> + .clkevt = {
> + .name = "rda-ostimer",
> + .rating = 250,
> + .features = CLOCK_EVT_FEAT_PERIODIC | CLOCK_EVT_FEAT_ONESHOT |
> + CLOCK_EVT_FEAT_DYNIRQ,
> + .set_state_shutdown = rda_ostimer_set_state_shutdown,
> + .set_state_oneshot = rda_ostimer_set_state_oneshot,
> + .set_state_periodic = rda_ostimer_set_state_periodic,
> + .tick_resume = rda_ostimer_tick_resume,
> + .set_next_event = rda_ostimer_set_next_event,
> + },
> +
> + .of_base = {
> + .name = "rda-timer",
> + .index = 0,
> + },
> +
> + .of_irq = {
> + .name = "ostimer",
> + .handler = rda_ostimer_interrupt,
> + .flags = IRQF_TIMER,
> + },
> +};
> +
> +static u64 rda_hwtimer_read(struct clocksource *cs)
> +{
> + void __iomem *base = timer_of_base(&rda_ostimer_of);
> + u32 lo, hi;
> +
> + /* Always read low 32 bits first */
> + do {
> + lo = readl_relaxed(base + RDA_HWTIMER_LOCKVAL_L);
> + hi = readl_relaxed(base + RDA_HWTIMER_LOCKVAL_H);
> + } while (hi != readl_relaxed(base + RDA_HWTIMER_LOCKVAL_H));
> +
> + return ((u64)hi << 32) | lo;
> +}
> +
> +static struct clocksource rda_hwtimer_clocksource = {
> + .name = "rda-timer",
> + .rating = 400,
> + .read = rda_hwtimer_read,
> + .mask = CLOCKSOURCE_MASK(64),
> + .flags = CLOCK_SOURCE_IS_CONTINUOUS,
> +};
> +
> +static int __init rda_timer_init(struct device_node *np)
> +{
> + unsigned long rate = 2000000;
> + int ret;
> +
> + ret = timer_of_init(np, &rda_ostimer_of);
> + if (ret)
> + return ret;
> +
> + clocksource_register_hz(&rda_hwtimer_clocksource, rate);
> +
> + clockevents_config_and_register(&rda_ostimer_of.clkevt, rate,
> + 0x2, UINT_MAX);
> +
> + return 0;
> +}
> +
> +TIMER_OF_DECLARE(rda8810pl, "rda,8810pl-timer", rda_timer_init);
>
--
<http://www.linaro.org/> Linaro.org │ Open source software for ARM SoCs
Follow Linaro: <http://www.facebook.com/pages/Linaro> Facebook |
<http://twitter.com/#!/linaroorg> Twitter |
<http://www.linaro.org/linaro-blog/> Blog
next prev parent reply other threads:[~2018-12-12 15:07 UTC|newest]
Thread overview: 24+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-12-10 17:35 [PATCH v4 00/15] Add initial RDA8810PL SoC and Orange Pi boards support Manivannan Sadhasivam
2018-12-10 17:35 ` [PATCH v4 01/15] dt-bindings: Add RDA Micro vendor prefix Manivannan Sadhasivam
2018-12-10 17:35 ` [PATCH v4 02/15] dt-bindings: arm: Document RDA8810PL and reference boards Manivannan Sadhasivam
2018-12-10 17:35 ` [PATCH v4 03/15] ARM: Prepare RDA8810PL SoC Manivannan Sadhasivam
2018-12-10 17:35 ` [PATCH v4 04/15] dt-bindings: interrupt-controller: Document RDA8810PL intc Manivannan Sadhasivam
2018-12-10 17:35 ` [PATCH v4 05/15] ARM: dts: Add devicetree for RDA8810PL SoC Manivannan Sadhasivam
2018-12-10 17:35 ` [PATCH v4 06/15] ARM: dts: Add devicetree for OrangePi 2G IoT board Manivannan Sadhasivam
2018-12-10 17:35 ` [PATCH v4 07/15] ARM: dts: Add devicetree for OrangePi i96 board Manivannan Sadhasivam
2018-12-10 17:35 ` [PATCH v4 08/15] irqchip: Add RDA8810PL interrupt driver Manivannan Sadhasivam
2018-12-10 17:35 ` [PATCH v4 09/15] dt-bindings: timer: Document RDA8810PL SoC timer Manivannan Sadhasivam
2018-12-10 22:25 ` Rob Herring
2018-12-10 17:35 ` [PATCH v4 10/15] ARM: dts: rda8810pl: Add timer support Manivannan Sadhasivam
2018-12-10 17:35 ` [PATCH v4 11/15] clocksource: Add clock driver for RDA8810PL SoC Manivannan Sadhasivam
2018-12-12 15:07 ` Daniel Lezcano [this message]
2018-12-12 15:47 ` Manivannan Sadhasivam
2018-12-12 15:52 ` Daniel Lezcano
2018-12-15 5:58 ` Manivannan Sadhasivam
2018-12-10 17:35 ` [PATCH v4 12/15] dt-bindings: serial: Document RDA Micro UART Manivannan Sadhasivam
2018-12-10 22:25 ` Rob Herring
2018-12-10 17:35 ` [PATCH v4 13/15] ARM: dts: rda8810pl: Add interrupt support for UART Manivannan Sadhasivam
2018-12-10 17:35 ` [PATCH v4 14/15] tty: serial: Add RDA8810PL UART driver Manivannan Sadhasivam
2018-12-10 17:35 ` [PATCH v4 15/15] MAINTAINERS: Add entry for RDA Micro SoC architecture Manivannan Sadhasivam
2018-12-12 13:53 ` Andreas Färber
2018-12-12 14:46 ` Manivannan Sadhasivam
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=0b90a179-aa4b-57f7-0874-996d5c535ea9@linaro.org \
--to=daniel.lezcano@linaro.org \
--cc=afaerber@suse.de \
--cc=amit.kucheria@linaro.org \
--cc=arnd@arndb.de \
--cc=devicetree@vger.kernel.org \
--cc=gregkh@linuxfoundation.org \
--cc=jason@lakedaemon.net \
--cc=jslaby@suse.com \
--cc=linus.walleij@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-serial@vger.kernel.org \
--cc=linux-unisoc@lists.infradead.org \
--cc=manivannan.sadhasivam@linaro.org \
--cc=marc.zyngier@arm.com \
--cc=olof@lixom.net \
--cc=robh+dt@kernel.org \
--cc=tglx@linutronix.de \
--cc=zhao_steven@263.net \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).