From: Huang Shijie <b32955-KZfg59tc24xl57MIdRCFDg@public.gmane.org>
To: grant.likely-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org
Cc: shc_work-JGs/UdohzUI@public.gmane.org,
devicetree-discuss-uLR06cmDAlY/bJ5BZ2RsiQ@public.gmane.org,
rob.herring-bsGFqQB8/DxBDgjK7y7TUQ@public.gmane.org,
Alison_Chaiken-nmGgyN9QBj3QT0dZR+AlfA@public.gmane.org,
Huang Shijie <b32955-KZfg59tc24xl57MIdRCFDg@public.gmane.org>,
s.hauer-bIcnvbaLZ9MEGnE8C9+IrQ@public.gmane.org,
linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org
Subject: [PATCH v3 4/6] ARM: dts: imx6q: add pinctrls for WEIM NOR
Date: Fri, 24 May 2013 17:59:22 +0800 [thread overview]
Message-ID: <1369389564-13181-5-git-send-email-b32955@freescale.com> (raw)
In-Reply-To: <1369389564-13181-1-git-send-email-b32955-KZfg59tc24xl57MIdRCFDg@public.gmane.org>
Add two pinctrls for WEIM:
one for the weim nor, another for the chipselect.
Signed-off-by: Huang Shijie <b32955-KZfg59tc24xl57MIdRCFDg@public.gmane.org>
---
arch/arm/boot/dts/imx6q.dtsi | 61 ++++++++++++++++++++++++++++++++++++++++++
1 files changed, 61 insertions(+), 0 deletions(-)
diff --git a/arch/arm/boot/dts/imx6q.dtsi b/arch/arm/boot/dts/imx6q.dtsi
index ed11bcf..7c5bcf4 100644
--- a/arch/arm/boot/dts/imx6q.dtsi
+++ b/arch/arm/boot/dts/imx6q.dtsi
@@ -323,6 +323,67 @@
>;
};
};
+
+ weim {
+ pinctrl_weim_cs_0: weim_norgrp-1 {
+ fsl,pins = <
+ MX6Q_PAD_EIM_CS0__EIM_CS0_B 0xb0b1
+ >;
+ };
+
+ pinctrl_weim_nor_1: weim_norgrp-2 {
+ fsl,pins = <
+ MX6Q_PAD_EIM_OE__EIM_OE_B 0xb0b1
+ MX6Q_PAD_EIM_RW__EIM_RW 0xb0b1
+ MX6Q_PAD_EIM_WAIT__EIM_WAIT_B 0xb060
+
+ /* data */
+ MX6Q_PAD_EIM_D16__EIM_DATA16 0xb0b1
+ MX6Q_PAD_EIM_D17__EIM_DATA17 0xb0b1
+ MX6Q_PAD_EIM_D18__EIM_DATA18 0xb0b1
+ MX6Q_PAD_EIM_D19__EIM_DATA19 0xb0b1
+ MX6Q_PAD_EIM_D20__EIM_DATA20 0xb0b1
+ MX6Q_PAD_EIM_D21__EIM_DATA21 0xb0b1
+ MX6Q_PAD_EIM_D22__EIM_DATA22 0xb0b1
+ MX6Q_PAD_EIM_D23__EIM_DATA23 0xb0b1
+ MX6Q_PAD_EIM_D24__EIM_DATA24 0xb0b1
+ MX6Q_PAD_EIM_D25__EIM_DATA25 0xb0b1
+ MX6Q_PAD_EIM_D26__EIM_DATA26 0xb0b1
+ MX6Q_PAD_EIM_D27__EIM_DATA27 0xb0b1
+ MX6Q_PAD_EIM_D28__EIM_DATA28 0xb0b1
+ MX6Q_PAD_EIM_D29__EIM_DATA29 0xb0b1
+ MX6Q_PAD_EIM_D30__EIM_DATA30 0xb0b1
+ MX6Q_PAD_EIM_D31__EIM_DATA31 0xb0b1
+
+ /* address */
+ MX6Q_PAD_EIM_A23__EIM_ADDR23 0xb0b1
+ MX6Q_PAD_EIM_A22__EIM_ADDR22 0xb0b1
+ MX6Q_PAD_EIM_A21__EIM_ADDR21 0xb0b1
+ MX6Q_PAD_EIM_A20__EIM_ADDR20 0xb0b1
+ MX6Q_PAD_EIM_A19__EIM_ADDR19 0xb0b1
+ MX6Q_PAD_EIM_A18__EIM_ADDR18 0xb0b1
+ MX6Q_PAD_EIM_A17__EIM_ADDR17 0xb0b1
+ MX6Q_PAD_EIM_A16__EIM_ADDR16 0xb0b1
+ MX6Q_PAD_EIM_DA15__EIM_AD15 0xb0b1
+ MX6Q_PAD_EIM_DA14__EIM_AD14 0xb0b1
+ MX6Q_PAD_EIM_DA13__EIM_AD13 0xb0b1
+ MX6Q_PAD_EIM_DA12__EIM_AD12 0xb0b1
+ MX6Q_PAD_EIM_DA11__EIM_AD11 0xb0b1
+ MX6Q_PAD_EIM_DA10__EIM_AD10 0xb0b1
+ MX6Q_PAD_EIM_DA9__EIM_AD09 0xb0b1
+ MX6Q_PAD_EIM_DA8__EIM_AD08 0xb0b1
+ MX6Q_PAD_EIM_DA7__EIM_AD07 0xb0b1
+ MX6Q_PAD_EIM_DA6__EIM_AD06 0xb0b1
+ MX6Q_PAD_EIM_DA5__EIM_AD05 0xb0b1
+ MX6Q_PAD_EIM_DA4__EIM_AD04 0xb0b1
+ MX6Q_PAD_EIM_DA3__EIM_AD03 0xb0b1
+ MX6Q_PAD_EIM_DA2__EIM_AD02 0xb0b1
+ MX6Q_PAD_EIM_DA1__EIM_AD01 0xb0b1
+ MX6Q_PAD_EIM_DA0__EIM_AD00 0xb0b1
+ >;
+ };
+
+ };
};
};
--
1.7.1
next prev parent reply other threads:[~2013-05-24 9:59 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2013-05-24 9:59 [PATCH v3 0/6] ARM: imx6q{dl}: add the WEIM driver Huang Shijie
[not found] ` <1369389564-13181-1-git-send-email-b32955-KZfg59tc24xl57MIdRCFDg@public.gmane.org>
2013-05-24 9:59 ` [PATCH v3 1/6] drivers: bus: add a new driver for WEIM Huang Shijie
[not found] ` <1369389564-13181-2-git-send-email-b32955-KZfg59tc24xl57MIdRCFDg@public.gmane.org>
2013-05-27 6:34 ` Shawn Guo
2013-05-27 7:44 ` Sascha Hauer
[not found] ` <20130527074400.GD32299-bIcnvbaLZ9MEGnE8C9+IrQ@public.gmane.org>
2013-05-28 6:02 ` Huang Shijie
2013-05-24 9:59 ` [PATCH v3 2/6] ARM: dts: imx6q{dl}: fix the pin conflict between SPI and WEIM Huang Shijie
2013-05-24 9:59 ` [PATCH v3 3/6] ARM: dts: imx6qdl: add more information for WEIM Huang Shijie
2013-05-24 9:59 ` Huang Shijie [this message]
[not found] ` <1369389564-13181-5-git-send-email-b32955-KZfg59tc24xl57MIdRCFDg@public.gmane.org>
2013-05-27 6:48 ` [PATCH v3 4/6] ARM: dts: imx6q: add pinctrls for WEIM NOR Shawn Guo
2013-05-24 9:59 ` [PATCH v3 5/6] ARM: dts: imx6dl: " Huang Shijie
[not found] ` <1369389564-13181-6-git-send-email-b32955-KZfg59tc24xl57MIdRCFDg@public.gmane.org>
2013-05-24 17:51 ` Chaiken, Alison
[not found] ` <60BA5429A0E1584BA3633194F6F993B5025754D1-0dz9ie/QGrnnlEkxMdpx1dQH9K4/4qFeAL8bYrjMMd8@public.gmane.org>
2013-05-28 5:51 ` Huang Shijie
2013-05-24 9:59 ` [PATCH v3 6/6] ARM: dts: imx6qdl: enable the " Huang Shijie
[not found] ` <1369389564-13181-7-git-send-email-b32955-KZfg59tc24xl57MIdRCFDg@public.gmane.org>
2013-05-27 7:44 ` Sascha Hauer
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1369389564-13181-5-git-send-email-b32955@freescale.com \
--to=b32955-kzfg59tc24xl57midrcfdg@public.gmane.org \
--cc=Alison_Chaiken-nmGgyN9QBj3QT0dZR+AlfA@public.gmane.org \
--cc=devicetree-discuss-uLR06cmDAlY/bJ5BZ2RsiQ@public.gmane.org \
--cc=grant.likely-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org \
--cc=linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org \
--cc=rob.herring-bsGFqQB8/DxBDgjK7y7TUQ@public.gmane.org \
--cc=s.hauer-bIcnvbaLZ9MEGnE8C9+IrQ@public.gmane.org \
--cc=shc_work-JGs/UdohzUI@public.gmane.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).