From: Heiko Stuebner <heiko@sntech.de>
To: arnd@arndb.de, linux-arm-kernel@lists.infradead.org,
olof@lixom.net, devicetree@vger.kernel.org, b.galvani@gmail.com,
max.schwarz@online.de
Cc: Heiko Stuebner <heiko@sntech.de>
Subject: [PATCH v2 01/15] ARM: dts: rockchip: add cru nodes and update device clocks to use it
Date: Sun, 27 Jul 2014 01:18:17 +0200 [thread overview]
Message-ID: <1406416711-28006-2-git-send-email-heiko@sntech.de> (raw)
In-Reply-To: <1406416711-28006-1-git-send-email-heiko@sntech.de>
This adds a node for the clock and reset unit on rk3188 and rk3066 SoCs and
also updates the device nodes retrieve their clocks from there, instead of
the previous gate clock nodes.
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
Acked-by: Max Schwarz <max.schwarz@online.de>
Tested-by: Max Schwarz <max.schwarz@online.de>
---
arch/arm/boot/dts/rk3066a.dtsi | 28 +++++++++++++++++++---------
arch/arm/boot/dts/rk3188.dtsi | 18 ++++++++++++++----
arch/arm/boot/dts/rk3xxx.dtsi | 16 ++++++++--------
3 files changed, 41 insertions(+), 21 deletions(-)
diff --git a/arch/arm/boot/dts/rk3066a.dtsi b/arch/arm/boot/dts/rk3066a.dtsi
index 4387cfd..15c81d2 100644
--- a/arch/arm/boot/dts/rk3066a.dtsi
+++ b/arch/arm/boot/dts/rk3066a.dtsi
@@ -15,6 +15,7 @@
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/pinctrl/rockchip.h>
+#include <dt-bindings/clock/rk3066a-cru.h>
#include "rk3xxx.dtsi"
#include "rk3066a-clocks.dtsi"
@@ -45,7 +46,7 @@
compatible = "snps,dw-apb-timer-osc";
reg = <0x20038000 0x100>;
interrupts = <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>;
- clocks = <&clk_gates1 0>, <&clk_gates7 7>;
+ clocks = <&cru SCLK_TIMER0>, <&cru PCLK_TIMER0>;
clock-names = "timer", "pclk";
};
@@ -53,7 +54,7 @@
compatible = "snps,dw-apb-timer-osc";
reg = <0x2003a000 0x100>;
interrupts = <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>;
- clocks = <&clk_gates1 1>, <&clk_gates7 8>;
+ clocks = <&cru SCLK_TIMER1>, <&cru PCLK_TIMER1>;
clock-names = "timer", "pclk";
};
@@ -61,7 +62,7 @@
compatible = "snps,dw-apb-timer-osc";
reg = <0x2000e000 0x100>;
interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;
- clocks = <&clk_gates1 2>, <&clk_gates7 9>;
+ clocks = <&cru SCLK_TIMER2>, <&cru PCLK_TIMER2>;
clock-names = "timer", "pclk";
};
@@ -78,6 +79,15 @@
};
};
+ cru: clock-controller@20000000 {
+ compatible = "rockchip,rk3066a-cru";
+ reg = <0x20000000 0x1000>;
+ rockchip,grf = <&grf>;
+
+ #clock-cells = <1>;
+ #reset-cells = <1>;
+ };
+
pinctrl@20008000 {
compatible = "rockchip,rk3066a-pinctrl";
rockchip,grf = <&grf>;
@@ -89,7 +99,7 @@
compatible = "rockchip,gpio-bank";
reg = <0x20034000 0x100>;
interrupts = <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>;
- clocks = <&clk_gates8 9>;
+ clocks = <&cru PCLK_GPIO0>;
gpio-controller;
#gpio-cells = <2>;
@@ -102,7 +112,7 @@
compatible = "rockchip,gpio-bank";
reg = <0x2003c000 0x100>;
interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
- clocks = <&clk_gates8 10>;
+ clocks = <&cru PCLK_GPIO1>;
gpio-controller;
#gpio-cells = <2>;
@@ -115,7 +125,7 @@
compatible = "rockchip,gpio-bank";
reg = <0x2003e000 0x100>;
interrupts = <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>;
- clocks = <&clk_gates8 11>;
+ clocks = <&cru PCLK_GPIO2>;
gpio-controller;
#gpio-cells = <2>;
@@ -128,7 +138,7 @@
compatible = "rockchip,gpio-bank";
reg = <0x20080000 0x100>;
interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;
- clocks = <&clk_gates8 12>;
+ clocks = <&cru PCLK_GPIO3>;
gpio-controller;
#gpio-cells = <2>;
@@ -141,7 +151,7 @@
compatible = "rockchip,gpio-bank";
reg = <0x20084000 0x100>;
interrupts = <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>;
- clocks = <&clk_gates8 13>;
+ clocks = <&cru PCLK_GPIO4>;
gpio-controller;
#gpio-cells = <2>;
@@ -154,7 +164,7 @@
compatible = "rockchip,gpio-bank";
reg = <0x2000a000 0x100>;
interrupts = <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>;
- clocks = <&clk_gates8 15>;
+ clocks = <&cru PCLK_GPIO6>;
gpio-controller;
#gpio-cells = <2>;
diff --git a/arch/arm/boot/dts/rk3188.dtsi b/arch/arm/boot/dts/rk3188.dtsi
index 238c996..bf0741a 100644
--- a/arch/arm/boot/dts/rk3188.dtsi
+++ b/arch/arm/boot/dts/rk3188.dtsi
@@ -15,6 +15,7 @@
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/pinctrl/rockchip.h>
+#include <dt-bindings/clock/rk3188-cru.h>
#include "rk3xxx.dtsi"
#include "rk3188-clocks.dtsi"
@@ -74,6 +75,15 @@
};
};
+ cru: clock-controller@20000000 {
+ compatible = "rockchip,rk3188-cru";
+ reg = <0x20000000 0x1000>;
+ rockchip,grf = <&grf>;
+
+ #clock-cells = <1>;
+ #reset-cells = <1>;
+ };
+
pinctrl@20008000 {
compatible = "rockchip,rk3188-pinctrl";
rockchip,grf = <&grf>;
@@ -87,7 +97,7 @@
compatible = "rockchip,rk3188-gpio-bank0";
reg = <0x2000a000 0x100>;
interrupts = <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>;
- clocks = <&clk_gates8 9>;
+ clocks = <&cru PCLK_GPIO0>;
gpio-controller;
#gpio-cells = <2>;
@@ -100,7 +110,7 @@
compatible = "rockchip,gpio-bank";
reg = <0x2003c000 0x100>;
interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
- clocks = <&clk_gates8 10>;
+ clocks = <&cru PCLK_GPIO1>;
gpio-controller;
#gpio-cells = <2>;
@@ -113,7 +123,7 @@
compatible = "rockchip,gpio-bank";
reg = <0x2003e000 0x100>;
interrupts = <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>;
- clocks = <&clk_gates8 11>;
+ clocks = <&cru PCLK_GPIO2>;
gpio-controller;
#gpio-cells = <2>;
@@ -126,7 +136,7 @@
compatible = "rockchip,gpio-bank";
reg = <0x20080000 0x100>;
interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;
- clocks = <&clk_gates8 12>;
+ clocks = <&cru PCLK_GPIO3>;
gpio-controller;
#gpio-cells = <2>;
diff --git a/arch/arm/boot/dts/rk3xxx.dtsi b/arch/arm/boot/dts/rk3xxx.dtsi
index 2adf1cc9e..b47d5fe 100644
--- a/arch/arm/boot/dts/rk3xxx.dtsi
+++ b/arch/arm/boot/dts/rk3xxx.dtsi
@@ -60,14 +60,14 @@
compatible = "arm,cortex-a9-global-timer";
reg = <0x1013c200 0x20>;
interrupts = <GIC_PPI 11 0x304>;
- clocks = <&dummy150m>;
+ clocks = <&cru CORE_PERI>;
};
local-timer@1013c600 {
compatible = "arm,cortex-a9-twd-timer";
reg = <0x1013c600 0x20>;
interrupts = <GIC_PPI 13 0x304>;
- clocks = <&dummy150m>;
+ clocks = <&cru CORE_PERI>;
};
uart0: serial@10124000 {
@@ -76,7 +76,7 @@
interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
reg-shift = <2>;
reg-io-width = <1>;
- clocks = <&clk_gates1 8>;
+ clocks = <&cru SCLK_UART0>;
status = "disabled";
};
@@ -86,7 +86,7 @@
interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;
reg-shift = <2>;
reg-io-width = <1>;
- clocks = <&clk_gates1 10>;
+ clocks = <&cru SCLK_UART1>;
status = "disabled";
};
@@ -96,7 +96,7 @@
interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;
reg-shift = <2>;
reg-io-width = <1>;
- clocks = <&clk_gates1 12>;
+ clocks = <&cru SCLK_UART2>;
status = "disabled";
};
@@ -106,7 +106,7 @@
interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
reg-shift = <2>;
reg-io-width = <1>;
- clocks = <&clk_gates1 14>;
+ clocks = <&cru SCLK_UART3>;
status = "disabled";
};
@@ -117,7 +117,7 @@
#address-cells = <1>;
#size-cells = <0>;
- clocks = <&clk_gates5 10>, <&clk_gates2 11>;
+ clocks = <&cru HCLK_SDMMC>, <&cru SCLK_SDMMC>;
clock-names = "biu", "ciu";
status = "disabled";
@@ -130,7 +130,7 @@
#address-cells = <1>;
#size-cells = <0>;
- clocks = <&clk_gates5 11>, <&clk_gates2 13>;
+ clocks = <&cru HCLK_SDIO>, <&cru SCLK_SDIO>;
clock-names = "biu", "ciu";
status = "disabled";
--
2.0.1
next prev parent reply other threads:[~2014-07-26 23:18 UTC|newest]
Thread overview: 16+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-07-26 23:18 [PATCH v2 00/15] ARM: dts: rockchip: collected changes for existing boards Heiko Stuebner
2014-07-26 23:18 ` Heiko Stuebner [this message]
2014-07-26 23:18 ` [PATCH v2 02/15] ARM: dts: rockchip: move oscillator input clock into main dtsi Heiko Stuebner
2014-07-26 23:18 ` [PATCH v2 03/15] arm: dts: rockchip: remove obsolete clock gate definitions Heiko Stuebner
2014-07-26 23:18 ` [PATCH v2 04/15] ARM: dts: rockchip: remove soc subnodes Heiko Stuebner
2014-07-26 23:18 ` [PATCH v2 05/15] ARM: dts: rockchip: add handles for shared nodes that don't have one yet Heiko Stuebner
2014-07-26 23:18 ` [PATCH v2 06/15] ARM: dts: uses handles to reference nodes for changes Heiko Stuebner
2014-07-26 23:18 ` [PATCH v2 07/15] ARM: dts: rockchip: remove address from pinctrl nodes Heiko Stuebner
2014-07-26 23:18 ` [PATCH v2 08/15] ARM: dts: rockchip: order nodes by register address Heiko Stuebner
2014-07-26 23:18 ` [PATCH v2 09/15] ARM: dts: add rk3066 and rk3188 i2c device nodes and pinctrl settings Heiko Stuebner
[not found] ` <1406416711-28006-1-git-send-email-heiko-4mtYJXux2i+zQB+pC5nmwQ@public.gmane.org>
2014-07-26 23:18 ` [PATCH v2 10/15] ARM: dts: rockchip: add tps65910 regulator for bqcurie2 Heiko Stuebner
2014-07-26 23:18 ` [PATCH v2 11/15] ARM: dts: add i2c and regulator nodes to rk3188-radxarock Heiko Stuebner
2014-07-26 23:18 ` [PATCH v2 12/15] ARM: dts: rk3188-radxarock: enable sd-card slot Heiko Stuebner
2014-07-26 23:18 ` [PATCH v2 13/15] ARM: dts: rockchip: add both clocks to uart nodes Heiko Stuebner
2014-07-26 23:18 ` [PATCH v2 14/15] ARM: dts: rockchip: add pwm nodes Heiko Stuebner
2014-07-26 23:18 ` [PATCH v2 15/15] ARM: dts: rk3188-radxarock: add GPIO IR receiver node Heiko Stuebner
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1406416711-28006-2-git-send-email-heiko@sntech.de \
--to=heiko@sntech.de \
--cc=arnd@arndb.de \
--cc=b.galvani@gmail.com \
--cc=devicetree@vger.kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=max.schwarz@online.de \
--cc=olof@lixom.net \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).