From mboxrd@z Thu Jan 1 00:00:00 1970 From: Subject: [PATCHv9 3/3] arm: dts: Add Altera SDRAM controller bindings Date: Wed, 30 Jul 2014 13:22:53 -0500 Message-ID: <1406744573-609-4-git-send-email-tthayer@opensource.altera.com> References: <1406744573-609-1-git-send-email-tthayer@opensource.altera.com> Mime-Version: 1.0 Content-Type: text/plain Return-path: In-Reply-To: <1406744573-609-1-git-send-email-tthayer@opensource.altera.com> Sender: linux-kernel-owner@vger.kernel.org To: robherring2@gmail.com, pawel.moll@arm.com, mark.rutland@arm.com, ijc+devicetree@hellion.org.uk, galak@codeaurora.org, rob@landley.net, linux@arm.linux.org.uk, atull@altera.com, delicious.quinoa@gmail.com, dinguyen@altera.com, dougthompson@xmission.com, grant.likely@linaro.org, bp@alien8.de, sameo@linux.intel.com, lee.jones@linaro.org Cc: devicetree@vger.kernel.org, linux-doc@vger.kernel.org, linux-edac@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, tthayer.linux@gmail.com, tthayer@opensource.altera.com List-Id: devicetree@vger.kernel.org From: Thor Thayer Add the Altera SDRAM controller bindings and device tree changes to the Altera SoC project. Signed-off-by: Thor Thayer --- v2: Changes to SoC SDRAM EDAC code. v3: Implement code suggestions for SDRAM EDAC code. v4: Remove syscon from SDRAM controller bindings. v5: No Change, bump version for consistency. v6: Only map the ctrlcfg register as syscon. v7: No change. Bump for consistency. v8: No change. Bump for consistency. v9: Changes to support a MFD SDRAM controller with nested EDAC. --- .../devicetree/bindings/arm/altera/socfpga-sdr.txt | 13 +++++++++++++ arch/arm/boot/dts/socfpga.dtsi | 10 ++++++++++ 2 files changed, 23 insertions(+) create mode 100644 Documentation/devicetree/bindings/arm/altera/socfpga-sdr.txt diff --git a/Documentation/devicetree/bindings/arm/altera/socfpga-sdr.txt b/Documentation/devicetree/bindings/arm/altera/socfpga-sdr.txt new file mode 100644 index 0000000..2bb1ddf --- /dev/null +++ b/Documentation/devicetree/bindings/arm/altera/socfpga-sdr.txt @@ -0,0 +1,13 @@ +Altera SOCFPGA SDRAM Controller +The SDRAM controller is implemented as a MFD so various drivers may +nest under this main SDRAM controller binding. + +Required properties: +- compatible : "altr,sdr"; +- reg : Should contain 1 register range(address and length) + +Example: + sdr@0xffc25000 { + compatible = "altr,sdr"; + reg = <0xffc25000 0x1000>; + }; diff --git a/arch/arm/boot/dts/socfpga.dtsi b/arch/arm/boot/dts/socfpga.dtsi index 4676f25..ecb306d 100644 --- a/arch/arm/boot/dts/socfpga.dtsi +++ b/arch/arm/boot/dts/socfpga.dtsi @@ -603,6 +603,16 @@ }; }; + sdr@0xffc25000 { + compatible = "altr,sdr"; + reg = <0xffc25000 0x1000>; + + sdramedac@0 { + compatible = "altr,sdram-edac"; + interrupts = <0 39 4>; + }; + }; + L2: l2-cache@fffef000 { compatible = "arm,pl310-cache"; reg = <0xfffef000 0x1000>; -- 1.7.9.5