From mboxrd@z Thu Jan 1 00:00:00 1970 From: Philipp Zabel Subject: Re: [PATCH v2 3/3] ARM: dts: mt8135: Add Reset Controller for MediaTek SoC Date: Mon, 03 Nov 2014 10:41:09 +0100 Message-ID: <1415007669.3060.6.camel@pengutronix.de> References: <1415005371-4323-1-git-send-email-flora.fu@mediatek.com> <1415005371-4323-4-git-send-email-flora.fu@mediatek.com> Mime-Version: 1.0 Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 7bit Return-path: In-Reply-To: <1415005371-4323-4-git-send-email-flora.fu@mediatek.com> Sender: linux-kernel-owner@vger.kernel.org To: Flora Fu Cc: Rob Herring , Matthias Brugger , arm@kernel.org, Pawel Moll , Mark Rutland , Ian Campbell , Kumar Gala , Russell King , Grant Likely , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, srv_heupstream@mediatek.com, Sascha Hauer , Olof Johansson , Arnd Bergmann List-Id: devicetree@vger.kernel.org Am Montag, den 03.11.2014, 17:02 +0800 schrieb Flora Fu: > Add reset controller to MT8135 board dts. > > Signed-off-by: Flora Fu > --- > arch/arm/boot/dts/mt8135.dtsi | 26 ++++++++++++++++++++++++++ > 1 file changed, 26 insertions(+) > > diff --git a/arch/arm/boot/dts/mt8135.dtsi b/arch/arm/boot/dts/mt8135.dtsi > index 90a56ad..259a2b5 100644 > --- a/arch/arm/boot/dts/mt8135.dtsi > +++ b/arch/arm/boot/dts/mt8135.dtsi > @@ -102,6 +102,32 @@ > clock-names = "system-clk", "rtc-clk"; > }; > > + infracfg: syscon@10001000 { > + #address-cells = <1>; > + #size-cells = <0>; Same as with patch 2, please use #size-cells = <1>. > + compatible = "mediatek,mt8135-infracfg", "syscon"; > + reg = <0 0x10001000 0 0x1000>; > + > + infrarst: reset-controller@30 { > + #reset-cells = <1>; > + compatible = "mediatek,mt8135-infracfg-reset", "mediatek,reset"; > + reg = <0x30 0x8>; > + }; > + }; > + > + pericfg: syscon@10003000 { > + #address-cells = <1>; > + #size-cells = <0>; And here. Other than that, Acked-by: Philipp Zabel > + compatible = "mediatek,mt8135-pericfg", "syscon"; > + reg = <0 0x10003000 0 0x1000>; > + > + perirst: reset-controller@00 { > + #reset-cells = <1>; > + compatible = "mediatek,mt8135-pericfg-reset", "mediatek,reset"; > + reg = <0x00 0x8>; > + }; > + }; > + > gic: interrupt-controller@10211000 { > compatible = "arm,cortex-a15-gic"; > interrupt-controller; regards Philipp