* [PATCH] ARM: tegra124: pmu support
@ 2015-06-13 4:21 Kyle Huey
[not found] ` <1434169283-19512-1-git-send-email-khuey-OhBmq/TcCDJWk0Htik3J/w@public.gmane.org>
0 siblings, 1 reply; 3+ messages in thread
From: Kyle Huey @ 2015-06-13 4:21 UTC (permalink / raw)
To: linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r,
devicetree-u79uwXL29TY76Z2rM5mHXA
Cc: Kyle Huey
This patch modifies the device tree for tegra124 based devices to enable the Cortex A15 PMU. The interrupt numbers are taken from NVIDIA TRM DP-06905-001_v03p. This patch was tested on a Jetson TK1.
Signed-off-by: Kyle Huey <khuey-OhBmq/TcCDJWk0Htik3J/w@public.gmane.org>
---
arch/arm/boot/dts/tegra124.dtsi | 8 ++++++++
1 file changed, 8 insertions(+)
diff --git a/arch/arm/boot/dts/tegra124.dtsi b/arch/arm/boot/dts/tegra124.dtsi
index 4be06c6..9032ccb 100644
--- a/arch/arm/boot/dts/tegra124.dtsi
+++ b/arch/arm/boot/dts/tegra124.dtsi
@@ -190,6 +190,14 @@
status = "disabled";
};
+ pmu {
+ compatible = "arm,cortex-a15-pmu";
+ interrupts = <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>;
+ };
+
timer@0,60005000 {
compatible = "nvidia,tegra124-timer", "nvidia,tegra20-timer";
reg = <0x0 0x60005000 0x0 0x400>;
--
1.9.1
--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
^ permalink raw reply related [flat|nested] 3+ messages in thread[parent not found: <1434169283-19512-1-git-send-email-khuey-OhBmq/TcCDJWk0Htik3J/w@public.gmane.org>]
* Re: [PATCH] ARM: tegra124: pmu support [not found] ` <1434169283-19512-1-git-send-email-khuey-OhBmq/TcCDJWk0Htik3J/w@public.gmane.org> @ 2015-06-15 16:45 ` Jon Hunter [not found] ` <557F012D.5040509-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org> 0 siblings, 1 reply; 3+ messages in thread From: Jon Hunter @ 2015-06-15 16:45 UTC (permalink / raw) To: Kyle Huey, linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r, devicetree-u79uwXL29TY76Z2rM5mHXA Cc: Kyle Huey, linux-tegra-u79uwXL29TY76Z2rM5mHXA@public.gmane.org Adding linux-tegra ML ... On 13/06/15 05:21, Kyle Huey wrote: > This patch modifies the device tree for tegra124 based devices to enable the Cortex A15 PMU. The interrupt numbers are taken from NVIDIA TRM DP-06905-001_v03p. This patch was tested on a Jetson TK1. > > Signed-off-by: Kyle Huey <khuey-OhBmq/TcCDJWk0Htik3J/w@public.gmane.org> > --- > arch/arm/boot/dts/tegra124.dtsi | 8 ++++++++ > 1 file changed, 8 insertions(+) > > diff --git a/arch/arm/boot/dts/tegra124.dtsi b/arch/arm/boot/dts/tegra124.dtsi > index 4be06c6..9032ccb 100644 > --- a/arch/arm/boot/dts/tegra124.dtsi > +++ b/arch/arm/boot/dts/tegra124.dtsi > @@ -190,6 +190,14 @@ > status = "disabled"; > }; > > + pmu { > + compatible = "arm,cortex-a15-pmu"; > + interrupts = <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>; > + }; > + > timer@0,60005000 { > compatible = "nvidia,tegra124-timer", "nvidia,tegra20-timer"; > reg = <0x0 0x60005000 0x0 0x400>; > Acked-by: Jon Hunter <jonathanh-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org> Cheers Jon ^ permalink raw reply [flat|nested] 3+ messages in thread
[parent not found: <557F012D.5040509-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>]
* Re: [PATCH] ARM: tegra124: pmu support [not found] ` <557F012D.5040509-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org> @ 2015-06-15 16:59 ` Stephen Warren 0 siblings, 0 replies; 3+ messages in thread From: Stephen Warren @ 2015-06-15 16:59 UTC (permalink / raw) To: Kyle Huey Cc: Jon Hunter, linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r, devicetree-u79uwXL29TY76Z2rM5mHXA, Kyle Huey, linux-tegra-u79uwXL29TY76Z2rM5mHXA@public.gmane.org On 06/15/2015 10:45 AM, Jon Hunter wrote: > Adding linux-tegra ML ... Oh, still none of the Tegra maintainers are CC'd. scripts/get_maintainer.pl. > On 13/06/15 05:21, Kyle Huey wrote: >> This patch modifies the device tree for tegra124 based devices to enable the Cortex A15 PMU. The interrupt numbers are taken from NVIDIA TRM DP-06905-001_v03p. This patch was tested on a Jetson TK1. >> >> Signed-off-by: Kyle Huey <khuey-OhBmq/TcCDJWk0Htik3J/w@public.gmane.org> >> --- >> arch/arm/boot/dts/tegra124.dtsi | 8 ++++++++ >> 1 file changed, 8 insertions(+) >> >> diff --git a/arch/arm/boot/dts/tegra124.dtsi b/arch/arm/boot/dts/tegra124.dtsi >> + pmu { >> + compatible = "arm,cortex-a15-pmu"; >> + interrupts = <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>, >> + <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>, >> + <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>, >> + <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>; >> + }; >> + >> timer@0,60005000 { This looks like it's sorted in the wrong location. Nodes are currently grouped by those with reg property (sorted by reg) and those without a reg property (sorted alphabetically). ^ permalink raw reply [flat|nested] 3+ messages in thread
end of thread, other threads:[~2015-06-15 16:59 UTC | newest]
Thread overview: 3+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2015-06-13 4:21 [PATCH] ARM: tegra124: pmu support Kyle Huey
[not found] ` <1434169283-19512-1-git-send-email-khuey-OhBmq/TcCDJWk0Htik3J/w@public.gmane.org>
2015-06-15 16:45 ` Jon Hunter
[not found] ` <557F012D.5040509-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
2015-06-15 16:59 ` Stephen Warren
This is a public inbox, see mirroring instructions for how to clone and mirror all data and code used for this inbox; as well as URLs for NNTP newsgroup(s).