From: Peter Griffin <peter.griffin@linaro.org>
To: linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org, srinivas.kandagatla@gmail.com,
maxime.coquelin@st.com, patrice.chotard@st.com
Cc: peter.griffin@linaro.org, lee.jones@linaro.org,
devicetree@vger.kernel.org
Subject: [PATCH 00/11] ARM: STi: STiH407: Pinctrl updates
Date: Fri, 11 Sep 2015 18:06:23 +0100 [thread overview]
Message-ID: <1441991194-11948-1-git-send-email-peter.griffin@linaro.org> (raw)
Hi Maxime / Patrice / Srini,
This series makes a series of updates to the stih407 pinctrl groups
and makes the upstream kernel more closely aligned in terms of pin
configuration to the vendor kernel.
A number of new periphs are added such as spi fsm, nand, cec0, and
for others such as SPI the various alternate function pin muxings have
been added. Finally for SPI the controller nodes have been updated
to have the default pin assignment in the controller node.
kind regards,
Peter.
Peter Griffin (11):
ARM: STi: DT: STiH407: Add a cec0 pin definition
ARM: STi: DT: STiH407: Add i2c3 alternate pin configs
ARM: DT: STiH407: Add SPI 3 wire and 4 wire pinctrl configs
ARM: DT: STiH407: Add serial3 pinctrl configuration
ARM: DT: STiH407: Add SPI FSM (NOR Flash) Controller pin config
ARM: DT: STiH407: Add NAND flash controller pin configuration
ARM: DT: STiH407: Add systrace pin configuration
ARM: DT: STiH407: Add SD pinctrl config for mmc0 controller
ARM: DT: STiH407: Add pinconfig for IRB UHF and IRB TX
ARM: DT: STiH407: Add RMII pinctrl support
ARM: STi: STiH407: Add spi default pinctrl groups.
arch/arm/boot/dts/stih407-family.dtsi | 14 ++
arch/arm/boot/dts/stih407-pinctrl.dtsi | 378 ++++++++++++++++++++++++++++++++-
2 files changed, 387 insertions(+), 5 deletions(-)
--
1.9.1
next reply other threads:[~2015-09-11 17:06 UTC|newest]
Thread overview: 24+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-09-11 17:06 Peter Griffin [this message]
2015-09-11 17:06 ` [PATCH 01/11] ARM: STi: DT: STiH407: Add a cec0 pin definition Peter Griffin
[not found] ` <1441991194-11948-2-git-send-email-peter.griffin-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>
2015-09-11 18:03 ` Lee Jones
2015-09-11 17:06 ` [PATCH 02/11] ARM: STi: DT: STiH407: Add i2c3 alternate pin configs Peter Griffin
[not found] ` <1441991194-11948-3-git-send-email-peter.griffin-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>
2015-09-11 18:02 ` Lee Jones
2015-09-11 17:06 ` [PATCH 03/11] ARM: DT: STiH407: Add SPI 3 wire and 4 wire pinctrl configs Peter Griffin
2015-09-11 18:02 ` Lee Jones
2015-09-11 17:06 ` [PATCH 04/11] ARM: DT: STiH407: Add serial3 pinctrl configuration Peter Griffin
2015-09-11 18:01 ` Lee Jones
2015-09-11 17:06 ` [PATCH 05/11] ARM: DT: STiH407: Add SPI FSM (NOR Flash) Controller pin config Peter Griffin
2015-09-11 18:01 ` Lee Jones
2015-09-11 17:06 ` [PATCH 06/11] ARM: DT: STiH407: Add NAND flash controller pin configuration Peter Griffin
[not found] ` <1441991194-11948-7-git-send-email-peter.griffin-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>
2015-09-11 18:01 ` Lee Jones
2015-09-11 17:06 ` [PATCH 07/11] ARM: DT: STiH407: Add systrace " Peter Griffin
2015-09-11 18:00 ` Lee Jones
2015-09-11 17:06 ` [PATCH 08/11] ARM: DT: STiH407: Add SD pinctrl config for mmc0 controller Peter Griffin
2015-09-11 18:00 ` Lee Jones
2015-09-11 17:06 ` [PATCH 09/11] ARM: DT: STiH407: Add pinconfig for IRB UHF and IRB TX Peter Griffin
2015-09-11 17:57 ` Lee Jones
[not found] ` <1441991194-11948-1-git-send-email-peter.griffin-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>
2015-09-11 17:06 ` [PATCH 10/11] ARM: DT: STiH407: Add RMII pinctrl support Peter Griffin
2015-09-11 17:57 ` Lee Jones
2015-09-11 17:06 ` [PATCH 11/11] ARM: STi: STiH407: Add spi default pinctrl groups Peter Griffin
2015-09-11 17:56 ` Lee Jones
2015-09-14 12:32 ` [PATCH 00/11] ARM: STi: STiH407: Pinctrl updates Patrice Chotard
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1441991194-11948-1-git-send-email-peter.griffin@linaro.org \
--to=peter.griffin@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=lee.jones@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=maxime.coquelin@st.com \
--cc=patrice.chotard@st.com \
--cc=srinivas.kandagatla@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).