From mboxrd@z Thu Jan 1 00:00:00 1970 From: "Jon Medhurst (Tixy)" Subject: Re: [PATCH v2 1/4] drm: arm: Add DT bindings documentation for HDLCD driver. Date: Thu, 12 Nov 2015 10:52:25 +0000 Message-ID: <1447325545.2825.9.camel@linaro.org> References: <1447258010-2234-1-git-send-email-Liviu.Dudau@arm.com> <1447258010-2234-2-git-send-email-Liviu.Dudau@arm.com> <20151111184849.GA9172@rob-hp-laptop> <20151112104210.GZ963@e106497-lin.cambridge.arm.com> Mime-Version: 1.0 Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 7bit Return-path: In-Reply-To: <20151112104210.GZ963@e106497-lin.cambridge.arm.com> Sender: linux-kernel-owner@vger.kernel.org To: Liviu Dudau Cc: Rob Herring , David Airlie , Catalin Marinas , Will Deacon , Sudeep Holla , Mark Rutland , Ian Campbell , Kumar Gala , Pawel Moll , Arnd Bergmann , Olof Johansson , Punit Agrawal , DRI devel , devicetree , Greg Kroah-Hartman , Andrew Morton , LAKML , LKML List-Id: devicetree@vger.kernel.org On Thu, 2015-11-12 at 10:42 +0000, Liviu Dudau wrote: > > This is on-chip RAM or nornal system RAM? We already have bindings > for > > both. > > Juno has a set of TLX (ThinLinks) connectors on the board where an > FPGA can be attached. On r1 > the code running on FPGA can even participate as an AXI master with > full coherency. The FPGA > has local memory that we want to share with the HDLCD to be used as a > framebuffer. The HDLCD on the Juno chip or one implemented in the FPGA? I assume you mean the latter but just wanted to check. -- Tixy