* [PATCH] dt-bindings: arm,gic-v3: require that reserved cells are always 0 @ 2016-02-03 18:00 Will Deacon [not found] ` <1454522458-29643-1-git-send-email-will.deacon-5wv7dgnIgG8@public.gmane.org> 0 siblings, 1 reply; 4+ messages in thread From: Will Deacon @ 2016-02-03 18:00 UTC (permalink / raw) To: devicetree-u79uwXL29TY76Z2rM5mHXA Cc: linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r, Will Deacon, Mark Rutland, Marc Zyngier The arm,gic-v3 binding was written with good intentions and doesn't enforce interrupt-cells to be 3, therefore making it easy to extend the irq description in future if necessary: > Cells 4 and beyond are reserved for future use. Unfortunately, this sentence is immediately followed up with: > When the 1st cell has a value of 0 or 1, cells 4 and beyond act as > padding, and may be ignored. It is recommended that padding cells > have a value of 0. Consequently, any extensions to the PPI or SPI interrupt specifiers must be able to work with random crap from legacy DTs, effectively necessitating a new interrupt type in the first cell. Sigh. This patch fixes the text so that additional, reserved cells are required to be zero. This looks like a reasonable thing to require and is already satisifed by the .dts files in-tree. Cc: Mark Rutland <mark.rutland-5wv7dgnIgG8@public.gmane.org> Cc: Marc Zyngier <marc.zyngier-5wv7dgnIgG8@public.gmane.org> Signed-off-by: Will Deacon <will.deacon-5wv7dgnIgG8@public.gmane.org> --- .../devicetree/bindings/interrupt-controller/arm,gic-v3.txt | 5 ++--- 1 file changed, 2 insertions(+), 3 deletions(-) diff --git a/Documentation/devicetree/bindings/interrupt-controller/arm,gic-v3.txt b/Documentation/devicetree/bindings/interrupt-controller/arm,gic-v3.txt index 7803e77d85cb..007a5b46256a 100644 --- a/Documentation/devicetree/bindings/interrupt-controller/arm,gic-v3.txt +++ b/Documentation/devicetree/bindings/interrupt-controller/arm,gic-v3.txt @@ -24,9 +24,8 @@ Main node required properties: 1 = edge triggered 4 = level triggered - Cells 4 and beyond are reserved for future use. When the 1st cell - has a value of 0 or 1, cells 4 and beyond act as padding, and may be - ignored. It is recommended that padding cells have a value of 0. + Cells 4 and beyond are reserved for future use and must have a value + of 0 if present. - reg : Specifies base physical address(s) and size of the GIC registers, in the following order: -- 2.1.4 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org More majordomo info at http://vger.kernel.org/majordomo-info.html ^ permalink raw reply related [flat|nested] 4+ messages in thread
[parent not found: <1454522458-29643-1-git-send-email-will.deacon-5wv7dgnIgG8@public.gmane.org>]
* Re: [PATCH] dt-bindings: arm,gic-v3: require that reserved cells are always 0 [not found] ` <1454522458-29643-1-git-send-email-will.deacon-5wv7dgnIgG8@public.gmane.org> @ 2016-02-03 18:15 ` Marc Zyngier 2016-02-03 18:20 ` Mark Rutland 1 sibling, 0 replies; 4+ messages in thread From: Marc Zyngier @ 2016-02-03 18:15 UTC (permalink / raw) To: Will Deacon, devicetree-u79uwXL29TY76Z2rM5mHXA Cc: linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r, Mark Rutland On 03/02/16 18:00, Will Deacon wrote: > The arm,gic-v3 binding was written with good intentions and doesn't > enforce interrupt-cells to be 3, therefore making it easy to extend > the irq description in future if necessary: > > > Cells 4 and beyond are reserved for future use. > > Unfortunately, this sentence is immediately followed up with: > > > When the 1st cell has a value of 0 or 1, cells 4 and beyond act as > > padding, and may be ignored. It is recommended that padding cells > > have a value of 0. > > Consequently, any extensions to the PPI or SPI interrupt specifiers must > be able to work with random crap from legacy DTs, effectively > necessitating a new interrupt type in the first cell. Sigh. > > This patch fixes the text so that additional, reserved cells are > required to be zero. This looks like a reasonable thing to require and > is already satisifed by the .dts files in-tree. > > Cc: Mark Rutland <mark.rutland-5wv7dgnIgG8@public.gmane.org> > Cc: Marc Zyngier <marc.zyngier-5wv7dgnIgG8@public.gmane.org> > Signed-off-by: Will Deacon <will.deacon-5wv7dgnIgG8@public.gmane.org> Acked-by: Marc Zyngier <marc.zyngier-5wv7dgnIgG8@public.gmane.org> M. -- Jazz is not dead. It just smells funny... -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org More majordomo info at http://vger.kernel.org/majordomo-info.html ^ permalink raw reply [flat|nested] 4+ messages in thread
* Re: [PATCH] dt-bindings: arm,gic-v3: require that reserved cells are always 0 [not found] ` <1454522458-29643-1-git-send-email-will.deacon-5wv7dgnIgG8@public.gmane.org> 2016-02-03 18:15 ` Marc Zyngier @ 2016-02-03 18:20 ` Mark Rutland 2016-02-03 18:40 ` Will Deacon 1 sibling, 1 reply; 4+ messages in thread From: Mark Rutland @ 2016-02-03 18:20 UTC (permalink / raw) To: Will Deacon Cc: devicetree-u79uwXL29TY76Z2rM5mHXA, linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r, Marc Zyngier On Wed, Feb 03, 2016 at 06:00:58PM +0000, Will Deacon wrote: > The arm,gic-v3 binding was written with good intentions and doesn't > enforce interrupt-cells to be 3, therefore making it easy to extend > the irq description in future if necessary: > > > Cells 4 and beyond are reserved for future use. > > Unfortunately, this sentence is immediately followed up with: > > > When the 1st cell has a value of 0 or 1, cells 4 and beyond act as > > padding, and may be ignored. It is recommended that padding cells > > have a value of 0. The initial intention of this was to allow for new, longer entries which were identified by a new value in cell 1. Regardless, I agree that it should be a requirement that padding cells must be zero. > Consequently, any extensions to the PPI or SPI interrupt specifiers must > be able to work with random crap from legacy DTs, effectively > necessitating a new interrupt type in the first cell. Sigh. I'm not sure that's true if we allocate a new value for the 1st cell for "extended" PPI or SPI interrupt-sepcficiers (which presumably add restrictions). That would also allow old kernels to safely skip such interrupts rather than mis-parsing them. > This patch fixes the text so that additional, reserved cells are > required to be zero. This looks like a reasonable thing to require and > is already satisifed by the .dts files in-tree. > > Cc: Mark Rutland <mark.rutland-5wv7dgnIgG8@public.gmane.org> > Cc: Marc Zyngier <marc.zyngier-5wv7dgnIgG8@public.gmane.org> > Signed-off-by: Will Deacon <will.deacon-5wv7dgnIgG8@public.gmane.org> This patch itself makes sense, so FWIW: Acked-by: Mark Rutland <mark.rutland-5wv7dgnIgG8@public.gmane.org> Any proposed extention to the binding requires its own discussion. Thanks, Mark. > --- > .../devicetree/bindings/interrupt-controller/arm,gic-v3.txt | 5 ++--- > 1 file changed, 2 insertions(+), 3 deletions(-) > > diff --git a/Documentation/devicetree/bindings/interrupt-controller/arm,gic-v3.txt b/Documentation/devicetree/bindings/interrupt-controller/arm,gic-v3.txt > index 7803e77d85cb..007a5b46256a 100644 > --- a/Documentation/devicetree/bindings/interrupt-controller/arm,gic-v3.txt > +++ b/Documentation/devicetree/bindings/interrupt-controller/arm,gic-v3.txt > @@ -24,9 +24,8 @@ Main node required properties: > 1 = edge triggered > 4 = level triggered > > - Cells 4 and beyond are reserved for future use. When the 1st cell > - has a value of 0 or 1, cells 4 and beyond act as padding, and may be > - ignored. It is recommended that padding cells have a value of 0. > + Cells 4 and beyond are reserved for future use and must have a value > + of 0 if present. > > - reg : Specifies base physical address(s) and size of the GIC > registers, in the following order: > -- > 2.1.4 > -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org More majordomo info at http://vger.kernel.org/majordomo-info.html ^ permalink raw reply [flat|nested] 4+ messages in thread
* Re: [PATCH] dt-bindings: arm,gic-v3: require that reserved cells are always 0 2016-02-03 18:20 ` Mark Rutland @ 2016-02-03 18:40 ` Will Deacon 0 siblings, 0 replies; 4+ messages in thread From: Will Deacon @ 2016-02-03 18:40 UTC (permalink / raw) To: Mark Rutland Cc: devicetree-u79uwXL29TY76Z2rM5mHXA, linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r, Marc Zyngier On Wed, Feb 03, 2016 at 06:20:54PM +0000, Mark Rutland wrote: > On Wed, Feb 03, 2016 at 06:00:58PM +0000, Will Deacon wrote: > > Consequently, any extensions to the PPI or SPI interrupt specifiers must > > be able to work with random crap from legacy DTs, effectively > > necessitating a new interrupt type in the first cell. Sigh. > > I'm not sure that's true if we allocate a new value for the 1st cell for > "extended" PPI or SPI interrupt-sepcficiers (which presumably add > restrictions). That would also allow old kernels to safely skip such > interrupts rather than mis-parsing them. Right, that's what I said :) > > This patch fixes the text so that additional, reserved cells are > > required to be zero. This looks like a reasonable thing to require and > > is already satisifed by the .dts files in-tree. > > > > Cc: Mark Rutland <mark.rutland-5wv7dgnIgG8@public.gmane.org> > > Cc: Marc Zyngier <marc.zyngier-5wv7dgnIgG8@public.gmane.org> > > Signed-off-by: Will Deacon <will.deacon-5wv7dgnIgG8@public.gmane.org> > > This patch itself makes sense, so FWIW: > > Acked-by: Mark Rutland <mark.rutland-5wv7dgnIgG8@public.gmane.org> > > Any proposed extention to the binding requires its own discussion. Yup. Marc -- can you queue this please? Will -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org More majordomo info at http://vger.kernel.org/majordomo-info.html ^ permalink raw reply [flat|nested] 4+ messages in thread
end of thread, other threads:[~2016-02-03 18:40 UTC | newest] Thread overview: 4+ messages (download: mbox.gz follow: Atom feed -- links below jump to the message on this page -- 2016-02-03 18:00 [PATCH] dt-bindings: arm,gic-v3: require that reserved cells are always 0 Will Deacon [not found] ` <1454522458-29643-1-git-send-email-will.deacon-5wv7dgnIgG8@public.gmane.org> 2016-02-03 18:15 ` Marc Zyngier 2016-02-03 18:20 ` Mark Rutland 2016-02-03 18:40 ` Will Deacon
This is a public inbox, see mirroring instructions for how to clone and mirror all data and code used for this inbox; as well as URLs for NNTP newsgroup(s).