From: Geert Uytterhoeven <geert+renesas@glider.be>
To: Michael Turquette <mturquette@baylibre.com>,
Stephen Boyd <sboyd@codeaurora.org>
Cc: Simon Horman <horms+renesas@verge.net.au>,
Magnus Damm <damm+renesas@opensource.se>,
Laurent Pinchart <laurent.pinchart@ideasonboard.com>,
linux-clk@vger.kernel.org, linux-renesas-soc@vger.kernel.org,
devicetree@vger.kernel.org,
Geert Uytterhoeven <geert+renesas@glider.be>
Subject: [PATCH v2 0/4] clk: renesas: cpg-mssr: Add support for R-Car M3-W
Date: Mon, 30 May 2016 18:28:53 +0200 [thread overview]
Message-ID: <1464625737-6646-1-git-send-email-geert+renesas@glider.be> (raw)
Hi Mike, Stephen,
This patch series adds initial support for the Clock Pulse Generator and
Module Standby and Software Reset modules on the Renesas R-Car M3-W
SoC:
- Basic core clocks,
- SCIF2 (console) module clock,
- INTC-AP (GIC) module clock (disabled pending CLK_ENABLE_HAND_OFF).
Support for more core and module clocks will be added incrementally.
/sys/kernel/debug/clk/clk_summary output:
clock enable_cnt prepare_cnt rate accuracy phase
---------------------------------------------------------------------------
scif 1 1 14745600 0 0
extalr 0 0 0 0 0
extal 1 1 16666666 0 0
cp 0 0 8333333 0 0
.main 1 1 16666666 0 0
.pll4 0 0 2399999904 0 0
.pll3 0 0 3199999872 0 0
.pll2 0 0 2399999904 0 0
.pll1 1 1 3199999872 0 0
.pll1_div2 1 1 1599999936 0 0
cl 0 0 33333332 0 0
zx 0 0 799999968 0 0
zt 0 0 399999984 0 0
ztrd2 0 0 133333328 0 0
ztr 0 0 266666656 0 0
.s3 2 2 266666656 0 0
s3d4 1 1 66666664 0 0
scif2 2 2 66666664 0 0
s3d2 0 0 133333328 0 0
s3d1 2 2 266666656 0 0
intc-ap 1 1 266666656 0 0
.s2 0 0 399999984 0 0
s2d4 0 0 99999996 0 0
s2d2 0 0 199999992 0 0
s2d1 0 0 399999984 0 0
.s1 0 0 533333312 0 0
s1d4 0 0 133333328 0 0
s1d2 0 0 266666656 0 0
s1d1 0 0 533333312 0 0
.s0 0 0 799999968 0 0
s0d12 0 0 66666664 0 0
s0d8 0 0 99999996 0 0
s0d6 0 0 133333328 0 0
s0d4 0 0 199999992 0 0
s0d3 0 0 266666656 0 0
s0d2 0 0 399999984 0 0
s0d1 0 0 799999968 0 0
.pll1_div4 0 0 799999968 0 0
.pll0 0 0 2999999880 0 0
Changes compared to v1:
- Add Acked-by, Tested-by.
For your convenience, I've pushed this series to the
topic/r8a7796-clk-v2 branch of
https://git.kernel.org/cgit/linux/kernel/git/geert/renesas-drivers.git.
This has been tested on r8a7796/salvator-x, and the code (minus the
acks, i.e. v1), has been part of renesas-drivers since 2016-05-10.
I plan to queue this in my clk-renesas-for-v4.8 branch, and send a pull
request later.
Thanks!
Geert Uytterhoeven (4):
clk: renesas: cpg-mssr: Document r8a7796 support
clk: renesas: Add r8a7796 CPG Core Clock Definitions
clk: renesas: cpg-mssr: Extract common R-Car Gen3 support code
clk: renesas: cpg-mssr: Add support for R-Car M3-W
.../devicetree/bindings/clock/renesas,cpg-mssr.txt | 7 +-
drivers/clk/renesas/Kconfig | 1 +
drivers/clk/renesas/Makefile | 3 +-
drivers/clk/renesas/r8a7795-cpg-mssr.c | 360 +--------------------
drivers/clk/renesas/r8a7796-cpg-mssr.c | 192 +++++++++++
drivers/clk/renesas/rcar-gen3-cpg.c | 359 ++++++++++++++++++++
drivers/clk/renesas/rcar-gen3-cpg.h | 43 +++
drivers/clk/renesas/renesas-cpg-mssr.c | 6 +
drivers/clk/renesas/renesas-cpg-mssr.h | 1 +
include/dt-bindings/clock/r8a7796-cpg-mssr.h | 69 ++++
10 files changed, 682 insertions(+), 359 deletions(-)
create mode 100644 drivers/clk/renesas/r8a7796-cpg-mssr.c
create mode 100644 drivers/clk/renesas/rcar-gen3-cpg.c
create mode 100644 drivers/clk/renesas/rcar-gen3-cpg.h
create mode 100644 include/dt-bindings/clock/r8a7796-cpg-mssr.h
--
1.9.1
Gr{oetje,eeting}s,
Geert
--
Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@linux-m68k.org
In personal conversations with technical people, I call myself a hacker. But
when I'm talking to journalists I just say "programmer" or something like that.
-- Linus Torvalds
next reply other threads:[~2016-05-30 16:28 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-05-30 16:28 Geert Uytterhoeven [this message]
2016-05-30 16:28 ` [PATCH v2 1/4] clk: renesas: cpg-mssr: Document r8a7796 support Geert Uytterhoeven
2016-05-30 16:28 ` [PATCH v2 2/4] clk: renesas: Add r8a7796 CPG Core Clock Definitions Geert Uytterhoeven
2016-05-30 16:36 ` Dirk Behme
2016-06-01 3:42 ` Magnus Damm
2016-06-06 12:03 ` Dirk Behme
2016-06-06 12:59 ` Geert Uytterhoeven
2016-06-07 7:53 ` Dirk Behme
2016-06-07 8:17 ` Geert Uytterhoeven
2016-06-09 8:31 ` Dirk Behme
2016-06-09 8:54 ` Geert Uytterhoeven
2016-06-10 6:34 ` Dirk Behme
2016-06-29 7:58 ` Dirk Behme
2016-05-30 16:28 ` [PATCH v2 3/4] clk: renesas: cpg-mssr: Extract common R-Car Gen3 support code Geert Uytterhoeven
[not found] ` <1464625737-6646-1-git-send-email-geert+renesas-gXvu3+zWzMSzQB+pC5nmwQ@public.gmane.org>
2016-05-30 16:28 ` [PATCH v2 4/4] clk: renesas: cpg-mssr: Add support for R-Car M3-W Geert Uytterhoeven
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1464625737-6646-1-git-send-email-geert+renesas@glider.be \
--to=geert+renesas@glider.be \
--cc=damm+renesas@opensource.se \
--cc=devicetree@vger.kernel.org \
--cc=horms+renesas@verge.net.au \
--cc=laurent.pinchart@ideasonboard.com \
--cc=linux-clk@vger.kernel.org \
--cc=linux-renesas-soc@vger.kernel.org \
--cc=mturquette@baylibre.com \
--cc=sboyd@codeaurora.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).