devicetree.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
From: <shh.xie@gmail.com>
To: devicetree@vger.kernel.org, robh+dt@kernel.org,
	mark.rutland@arm.com, linux-arm-kernel@lists.infradead.org,
	catalin.marinas@arm.com, will.deacon@arm.com,
	shawnguo@kernel.org, linux-kernel@vger.kernel.org
Cc: arnd@arndb.de, Shaohui Xie <Shaohui.Xie@nxp.com>
Subject: [PATCH 02/10][v3] dt-bindings: fsl: updates bindings for some SoC-specific devices
Date: Tue, 13 Sep 2016 16:09:55 +0800	[thread overview]
Message-ID: <1473754203-22970-3-git-send-email-shh.xie@gmail.com> (raw)
In-Reply-To: <1473754203-22970-1-git-send-email-shh.xie@gmail.com>

From: Shaohui Xie <Shaohui.Xie@nxp.com>

SCFG and DCFG are SoC-specific devices can be found on SoCs like LS1021A,
LS1043A and LS1046A, this patch updates bindings for SCFG and DCFG to
reflect more SoCs.

Signed-off-by: Shaohui Xie <Shaohui.Xie@nxp.com>
---
changes in V3:
1. added supported <chip>s.

change in V2:
1. new patch.

 Documentation/devicetree/bindings/arm/fsl.txt | 14 +++++++++++---
 1 file changed, 11 insertions(+), 3 deletions(-)

diff --git a/Documentation/devicetree/bindings/arm/fsl.txt b/Documentation/devicetree/bindings/arm/fsl.txt
index 2efbc09..a81277f 100644
--- a/Documentation/devicetree/bindings/arm/fsl.txt
+++ b/Documentation/devicetree/bindings/arm/fsl.txt
@@ -97,7 +97,7 @@ Freescale LS1021A Platform Device Tree Bindings
 Required root node compatible properties:
   - compatible = "fsl,ls1021a";
 
-Freescale LS1021A SoC-specific Device Tree Bindings
+Freescale SoC-specific Device Tree Bindings
 -------------------------------------------
 
 Freescale SCFG
@@ -105,7 +105,11 @@ Freescale SCFG
 configuration and status registers for the chip. Such as getting PEX port
 status.
   Required properties:
-  - compatible: should be "fsl,ls1021a-scfg"
+  - compatible: Should contain a chip-specific compatible string,
+	Chip-specific strings are of the form "fsl,<chip>-scfg",
+	The following <chip>s are known to be supported:
+	ls1021a, ls1043a, ls1046a, ls2080a.
+
   - reg: should contain base address and length of SCFG memory-mapped registers
 
 Example:
@@ -119,7 +123,11 @@ Freescale DCFG
 configuration and status for the device. Such as setting the secondary
 core start address and release the secondary core from holdoff and startup.
   Required properties:
-  - compatible: should be "fsl,ls1021a-dcfg"
+  - compatible: Should contain a chip-specific compatible string,
+	Chip-specific strings are of the form "fsl,<chip>-dcfg",
+	The following <chip>s are known to be supported:
+	ls1021a, ls1043a, ls1046a, ls2080a.
+
   - reg : should contain base address and length of DCFG memory-mapped registers
 
 Example:
-- 
2.1.0.27.g96db324

  parent reply	other threads:[~2016-09-13  8:09 UTC|newest]

Thread overview: 16+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2016-09-13  8:09 [PATCH 00/10] [v3] arm64: dts: add QorIQ LS1046A SoC and boards support shh.xie
2016-09-13  8:09 ` [PATCH 01/10] [v3] dt-bindings: fsl: update for more SoCs shh.xie
     [not found]   ` <1473754203-22970-2-git-send-email-shh.xie-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
2016-09-23 13:19     ` Rob Herring
2016-09-13  8:09 ` shh.xie [this message]
2016-09-23 13:22   ` [PATCH 02/10][v3] dt-bindings: fsl: updates bindings for some SoC-specific devices Rob Herring
2016-09-13  8:09 ` [PATCH 03/10][v3] dt-bindings: i2c: adds two more nxp devices shh.xie
2016-09-13  8:09 ` [PATCH 04/10] [v3] dt-bindings: qoriq-clock: update for more SoCs shh.xie
2016-09-23 13:23   ` Rob Herring
2016-09-13  8:09 ` [PATCH 05/10][v3] dt-bindings: ahci-fsl-qoriq: updated for SoC ls1046a shh.xie
2016-09-23 13:27   ` Rob Herring
2016-09-13  8:09 ` [PATCH 06/10] [v3] arm64: dts: add QorIQ LS1046A SoC support shh.xie
2016-09-13  8:10 ` [PATCH 07/10] [v3] Documentation: DT: Add entry for QorIQ LS1046A-RDB board shh.xie
2016-09-13  8:10 ` [PATCH 08/10] [v3] arm64: dts: add LS1046A-RDB board support shh.xie
     [not found] ` <1473754203-22970-1-git-send-email-shh.xie-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
2016-09-13  8:10   ` [PATCH 09/10] [v3] Documentation: DT: Add entry for QorIQ LS1046A-QDS board shh.xie-Re5JQEeQqe8AvxtiuMwx3w
2016-09-13  8:10   ` [PATCH 10/10] [v3] arm64: dts: add LS1046A-QDS board support shh.xie-Re5JQEeQqe8AvxtiuMwx3w
2016-10-21 13:38 ` [PATCH 00/10] [v3] arm64: dts: add QorIQ LS1046A SoC and boards support Shawn Guo

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=1473754203-22970-3-git-send-email-shh.xie@gmail.com \
    --to=shh.xie@gmail.com \
    --cc=Shaohui.Xie@nxp.com \
    --cc=arnd@arndb.de \
    --cc=catalin.marinas@arm.com \
    --cc=devicetree@vger.kernel.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=mark.rutland@arm.com \
    --cc=robh+dt@kernel.org \
    --cc=shawnguo@kernel.org \
    --cc=will.deacon@arm.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).