devicetree.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
From: <gabriel.fernandez@st.com>
To: Rob Herring <robh+dt@kernel.org>,
	Mark Rutland <mark.rutland@arm.com>,
	Russell King <linux@armlinux.org.uk>,
	Maxime Coquelin <mcoquelin.stm32@gmail.com>,
	Alexandre Torgue <alexandre.torgue@st.com>,
	Michael Turquette <mturquette@baylibre.com>,
	Stephen Boyd <sboyd@codeaurora.org>
Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
	linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org,
	gabriel.fernandez@st.com, ludovic.barre@st.com,
	olivier.bideau@st.com, amelie.delaunay@st.com
Subject: [PATCH 3/6] arm: stmf32: Enable SYSCON
Date: Fri, 30 Sep 2016 16:25:06 +0200	[thread overview]
Message-ID: <1475245509-6487-4-git-send-email-gabriel.fernandez@st.com> (raw)
In-Reply-To: <1475245509-6487-1-git-send-email-gabriel.fernandez@st.com>

From: Gabriel Fernandez <gabriel.fernandez@st.com>

The clock drivers needs to disable the power domain write protection
using syscon/regmap to enable RTC clock.

Signed-off-by: Gabriel Fernandez <gabriel.fernandez@st.com>
---
 arch/arm/configs/stm32_defconfig | 1 +
 1 file changed, 1 insertion(+)

diff --git a/arch/arm/configs/stm32_defconfig b/arch/arm/configs/stm32_defconfig
index 08786d8..f3b1ea5 100644
--- a/arch/arm/configs/stm32_defconfig
+++ b/arch/arm/configs/stm32_defconfig
@@ -49,6 +49,7 @@ CONFIG_SERIAL_STM32=y
 CONFIG_SERIAL_STM32_CONSOLE=y
 # CONFIG_HW_RANDOM is not set
 # CONFIG_HWMON is not set
+CONFIG_MFD_SYSCON=y
 # CONFIG_USB_SUPPORT is not set
 CONFIG_NEW_LEDS=y
 CONFIG_LEDS_CLASS=y
-- 
1.9.1


  parent reply	other threads:[~2016-09-30 14:25 UTC|newest]

Thread overview: 9+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2016-09-30 14:25 [PATCH 0/6] STM32F4 Add RTC & QSPI clocks gabriel.fernandez-qxv4g6HH51o
     [not found] ` <1475245509-6487-1-git-send-email-gabriel.fernandez-qxv4g6HH51o@public.gmane.org>
2016-09-30 14:25   ` [PATCH 1/6] clk: stm32f4: Add LSI & LSE clocks gabriel.fernandez-qxv4g6HH51o
2016-09-30 14:25   ` [PATCH 6/6] ARM: dts: stm32f429: Add QSPI clock gabriel.fernandez-qxv4g6HH51o
2016-09-30 14:25 ` [PATCH 2/6] ARM: dts: stm32f429: add LSI and LSE clocks gabriel.fernandez
2016-09-30 14:25 ` gabriel.fernandez [this message]
2016-09-30 14:25 ` [PATCH 4/6] clk: stm32f4: Add RTC clock gabriel.fernandez
2016-09-30 14:25 ` [PATCH 5/6] clk: stm32f469: Add QSPI clock gabriel.fernandez
2016-10-08 20:50   ` Rob Herring
2016-10-11  9:17     ` Gabriel Fernandez

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=1475245509-6487-4-git-send-email-gabriel.fernandez@st.com \
    --to=gabriel.fernandez@st.com \
    --cc=alexandre.torgue@st.com \
    --cc=amelie.delaunay@st.com \
    --cc=devicetree@vger.kernel.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-clk@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux@armlinux.org.uk \
    --cc=ludovic.barre@st.com \
    --cc=mark.rutland@arm.com \
    --cc=mcoquelin.stm32@gmail.com \
    --cc=mturquette@baylibre.com \
    --cc=olivier.bideau@st.com \
    --cc=robh+dt@kernel.org \
    --cc=sboyd@codeaurora.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).