From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 836E9C25B0E for ; Tue, 16 Aug 2022 11:43:02 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234933AbiHPLnB (ORCPT ); Tue, 16 Aug 2022 07:43:01 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:49224 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234452AbiHPLmo (ORCPT ); Tue, 16 Aug 2022 07:42:44 -0400 Received: from mail-lf1-x12f.google.com (mail-lf1-x12f.google.com [IPv6:2a00:1450:4864:20::12f]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8C53A57267 for ; Tue, 16 Aug 2022 04:12:29 -0700 (PDT) Received: by mail-lf1-x12f.google.com with SMTP id a9so14417399lfm.12 for ; Tue, 16 Aug 2022 04:12:29 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:in-reply-to:references:cc:to:from :content-language:subject:user-agent:mime-version:date:message-id :from:to:cc; bh=3voalfDQmBkJPM0iEJsy/pKGiIZwChjwOwKTgiPpcq4=; b=u1jHFXVQelHvAsNbis29DRi8FSq7YOKJir1/5EgPIni7IHBviuSNWkvqKcxU6mb40R BlTCsCYh1K7sEgITXhZRYuYCN5pe2icqTkOWfoMuklIV/+8Gz8Km9Ua5GakzZb5C6vYE c/gtolt2fQpzqg7RzUa7JJJZHGFZesC1epB+YBppY3+iXA3X9R/+A+b/Cs8fSx7Zfgj9 HkhIRc/RtFysjq/jswJbCKcPVLXfYAkP/TdFb/zRc/nvYNbE7Tr0tyCAg9dK61Mg2I+X kYaLufS6xx2BrN+tOj97sb3WT5EVJ4DulT3EMA5N8rYLWheSzQTjpo0MJU1zCmaGZXGZ 808w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:in-reply-to:references:cc:to:from :content-language:subject:user-agent:mime-version:date:message-id :x-gm-message-state:from:to:cc; bh=3voalfDQmBkJPM0iEJsy/pKGiIZwChjwOwKTgiPpcq4=; b=Y7WRvulsU+QzXf+VZif75Ves1sxmzgbCNMymUoiVCZo7bhJikjWKJ4S9xdRs9wabb2 85XAEIv1SwhDFoXm8LYTcmLh7JxK6QBlf8dQy+G+jmQXImQJ4nj3s/Abqgwl5wBeBmS4 u62uFIGl4n91Y5kE7i36eZNxu+DzzZS0vSTr/e6XKqTZ/d7VqZwNBuFQWGC6vqERQpan WWZaPGx39yxnE/ISzzJOIM/jJng+LqPS7xnLo0yopg5ficNjmEfKFTMG88Scjs48zDQN 1hhfjE1J+wZ7suWtRg/vQH5ItR+iGfgTTUTmvYTd6Hf18xDuTNKQwFhnTji4+ftIjViB XfEg== X-Gm-Message-State: ACgBeo3EwTimuJmdDA9kDnS4EgN+qpQ35TMzVcNBJi61zUkHyOkLdDW0 f3qDz0+YT6+f//7PXCH/ucE/7w== X-Google-Smtp-Source: AA6agR5s6mmYOckWupogUoGlmi0i4i7rbgUk9CW8zTxihnx3AOW7S9ITLQhn/Y/uWTfocKkgvLXxHg== X-Received: by 2002:ac2:50d7:0:b0:492:8830:4819 with SMTP id h23-20020ac250d7000000b0049288304819mr3641459lfm.36.1660648347906; Tue, 16 Aug 2022 04:12:27 -0700 (PDT) Received: from ?IPV6:2001:14bb:ae:539c:1782:dd68:b0c1:c1a4? (d15l54g8c71znbtrbzt-4.rev.dnainternet.fi. [2001:14bb:ae:539c:1782:dd68:b0c1:c1a4]) by smtp.gmail.com with ESMTPSA id b16-20020a056512025000b0048b18d65998sm1358896lfo.38.2022.08.16.04.12.25 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Tue, 16 Aug 2022 04:12:26 -0700 (PDT) Message-ID: <14753794-245a-7b27-3bd9-46b80666b7af@linaro.org> Date: Tue, 16 Aug 2022 14:12:25 +0300 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:91.0) Gecko/20100101 Thunderbird/91.12.0 Subject: Re: [PATCH 06/12] riscv: dts: allwinner: Add the D1 SoC base devicetree Content-Language: en-US From: Krzysztof Kozlowski To: Andre Przywara Cc: =?UTF-8?Q?Jernej_=c5=a0krabec?= , Samuel Holland , Chen-Yu Tsai , linux-sunxi@lists.linux.dev, Palmer Dabbelt , Paul Walmsley , Albert Ou , linux-riscv@lists.infradead.org, =?UTF-8?Q?Heiko_St=c3=bcbner?= , Rob Herring , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski References: <20220815050815.22340-1-samuel@sholland.org> <5593349.DvuYhMxLoT@jernej-laptop> <3881930.ZaRXLXkqSa@diego> <2249129.ElGaqSPkdT@jernej-laptop> <20220816120050.07dc2416@donnerap.cambridge.arm.com> <29072f12-b9a3-9815-ad52-5c4f6b1634b3@linaro.org> In-Reply-To: <29072f12-b9a3-9815-ad52-5c4f6b1634b3@linaro.org> Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 7bit Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org On 16/08/2022 14:11, Krzysztof Kozlowski wrote: >> >> I think one reason might be that this is so central to the whole SoC >> operation, that it's already referenced multiple times in the base .dtsi. >> And having a yet unresolved reference in the .dtsi looks dodgy. >> >> NVidia seems to omit a base oscillator (maybe it's implicit in their >> binding design), Marvell doesn't use a fixed-clock (but still puts their >> base clock in armada-37xx.dtsi). >> >> Exynos and Renesas put a *stub* fixed-clock in the .dtsi, and set the >> frequency in the board .dts files. Would this be a compromise? > > This is exactly what I said before. The clock frequency is a property of > the board. Feel free to keep the rest of the clock in the SoC DTSI to > reduce duplication, but at minimum the clock should go to the board. s/minimum the clock should go to the board/minimum the clock frequency should go to the board./ Best regards, Krzysztof