From: Minghuan Lian <Minghuan.Lian@nxp.com>
To: linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org, devicetree@vger.kernel.org
Cc: Rob Herring <robh@kernel.org>,
Jason Cooper <jason@lakedaemon.net>, Roy Zang <roy.zang@nxp.com>,
Marc Zyngier <marc.zyngier@arm.com>,
Stuart Yoder <stuart.yoder@nxp.com>,
Yang-Leo Li <leoyang.li@nxp.com>,
Minghuan Lian <Minghuan.Lian@nxp.com>,
Scott Wood <scott.wood@nxp.com>, Mingkai Hu <mingkai.hu@nxp.com>
Subject: [PATCH 6/9] arm64: dts: ls1046a: add MSI dts node
Date: Tue, 27 Dec 2016 17:13:02 +0800 [thread overview]
Message-ID: <1482829985-24421-6-git-send-email-Minghuan.Lian@nxp.com> (raw)
In-Reply-To: <1482829985-24421-1-git-send-email-Minghuan.Lian@nxp.com>
LS1046a includes 3 MSI controllers.
Each controller supports 128 interrupts.
Signed-off-by: Minghuan Lian <Minghuan.Lian@nxp.com>
---
.../interrupt-controller/fsl,ls-scfg-msi.txt | 1 +
arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi | 31 ++++++++++++++++++++++
2 files changed, 32 insertions(+)
diff --git a/Documentation/devicetree/bindings/interrupt-controller/fsl,ls-scfg-msi.txt b/Documentation/devicetree/bindings/interrupt-controller/fsl,ls-scfg-msi.txt
index 2755cd1..54597b0 100644
--- a/Documentation/devicetree/bindings/interrupt-controller/fsl,ls-scfg-msi.txt
+++ b/Documentation/devicetree/bindings/interrupt-controller/fsl,ls-scfg-msi.txt
@@ -6,6 +6,7 @@ Required properties:
Layerscape PCIe MSI controller block such as:
"fsl,ls1021a-msi"
"fsl,ls1043a-msi"
+ "fsl,ls1046a-msi"
- msi-controller: indicates that this is a PCIe MSI controller node
- reg: physical base address of the controller and length of memory mapped.
- interrupts: an interrupt to the parent interrupt controller.
diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi b/arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi
index 38806ca..49dbafc 100644
--- a/arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi
+++ b/arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi
@@ -511,5 +511,36 @@
interrupts = <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clockgen 4 1>;
};
+
+ msi1: msi-controller@1580000 {
+ compatible = "fsl,ls1046a-msi";
+ msi-controller;
+ reg = <0x0 0x1580000 0x0 0x10000>;
+ interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;
+ };
+
+ msi2: msi-controller@1590000 {
+ compatible = "fsl,ls1046a-msi";
+ msi-controller;
+ reg = <0x0 0x1590000 0x0 0x10000>;
+ interrupts = <GIC_SPI 126 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>;
+ };
+
+ msi3: msi-controller@15a0000 {
+ compatible = "fsl,ls1046a-msi";
+ msi-controller;
+ reg = <0x0 0x15a0000 0x0 0x10000>;
+ interrupts = <GIC_SPI 160 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 156 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 157 IRQ_TYPE_LEVEL_HIGH>;
+ };
+
};
};
--
1.9.1
next prev parent reply other threads:[~2016-12-27 9:13 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-12-27 9:12 [PATCH 1/9] irqchip/ls-scfg-msi: fix typo of MSI compatible strings Minghuan Lian
2016-12-27 9:12 ` [PATCH 2/9] arm: dts: ls1021a: fix typo of MSI compatible string Minghuan Lian
2016-12-27 9:12 ` [PATCH 3/9] arm64: dts: ls1043a: " Minghuan Lian
2016-12-27 9:13 ` [PATCH 4/9] arm: dts: ls1021a: share all MSIs Minghuan Lian
2016-12-27 9:13 ` [PATCH 5/9] arm64: dts: ls1043a: " Minghuan Lian
2016-12-27 9:13 ` Minghuan Lian [this message]
2017-01-03 17:12 ` [PATCH 6/9] arm64: dts: ls1046a: add MSI dts node Rob Herring
2017-01-05 8:05 ` M.H. Lian
2016-12-27 9:13 ` [PATCH 7/9] irqchip/ls-scfg-msi: add LS1046a MSI support Minghuan Lian
2017-01-03 17:44 ` Rob Herring
2016-12-27 9:13 ` [PATCH 8/9] irqchip/ls-scfg-msi: add LS1043a v1.1 " Minghuan Lian
[not found] ` <1482829985-24421-8-git-send-email-Minghuan.Lian-3arQi8VN3Tc@public.gmane.org>
2017-01-03 17:46 ` Rob Herring
2016-12-27 9:13 ` [PATCH 9/9] irqchip/ls-scfg-msi: add MSI affinity support Minghuan Lian
2017-01-03 17:11 ` [PATCH 1/9] irqchip/ls-scfg-msi: fix typo of MSI compatible strings Rob Herring
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1482829985-24421-6-git-send-email-Minghuan.Lian@nxp.com \
--to=minghuan.lian@nxp.com \
--cc=devicetree@vger.kernel.org \
--cc=jason@lakedaemon.net \
--cc=leoyang.li@nxp.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=marc.zyngier@arm.com \
--cc=mingkai.hu@nxp.com \
--cc=robh@kernel.org \
--cc=roy.zang@nxp.com \
--cc=scott.wood@nxp.com \
--cc=stuart.yoder@nxp.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).